All of lore.kernel.org
 help / color / mirror / Atom feed
From: Santosh Shilimkar <santosh.shilimkar@ti.com>
To: Kevin Hilman <khilman@linaro.org>
Cc: linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	nm@ti.com, tony@atomide.com
Subject: Re: [PATCH v2 06/18] ARM: OMAP5: PM: Enable Mercury retention mode on CPUx powerdomains
Date: Thu, 4 Apr 2013 17:38:50 +0530	[thread overview]
Message-ID: <515D6D52.50902@ti.com> (raw)
In-Reply-To: <87k3ojuziu.fsf@linaro.org>

On Thursday 04 April 2013 02:01 AM, Kevin Hilman wrote:
> Santosh Shilimkar <santosh.shilimkar@ti.com> writes:
> 
>> In addition to the standard power-management technique, the OMAP5
>> MPU subsystem also employs an SR3-APG (mercury) power management
>> technology to reduce leakage.
>>
>> It allows for full logic and memories retention on MPU_C0 and MPU_C1 and
>> is controlled by the PRCM_MPU.
>>
>> Acked-by: Nishanth Menon <nm@ti.com>
>> Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
>> ---
>>  arch/arm/mach-omap2/omap-mpuss-lowpower.c |   27 +++++++++++++++++++++++++++
>>  1 file changed, 27 insertions(+)
>>
>> diff --git a/arch/arm/mach-omap2/omap-mpuss-lowpower.c b/arch/arm/mach-omap2/omap-mpuss-lowpower.c
>> index b1441b1..d390d18 100644
>> --- a/arch/arm/mach-omap2/omap-mpuss-lowpower.c
>> +++ b/arch/arm/mach-omap2/omap-mpuss-lowpower.c
>> @@ -62,6 +62,10 @@
>>  #include "prm44xx.h"
>>  #include "prm-regbits-44xx.h"
>>  
>> +/* Add defines needed for mercury mode. Refer MPU's PRM_PSCON_COUNT */
>> +#define PRM_PSCON_HG_EN		(1 << 24)
>> +#define PRM_PSCON_HG_RAMPUP	(1 << 25)
> 
> nit: use BIT()
> 
ok

>>  #ifdef CONFIG_SMP
>>  
>>  struct omap4_cpu_pm_info {
>> @@ -337,6 +341,28 @@ int __cpuinit omap4_hotplug_cpu(unsigned int cpu, unsigned int power_state)
>>  	return 0;
>>  }
>>  
>> +/**
>> + * enable_mercury_retention_mode: Enable OMAP5 mercury retention feature
>> + *
>> + * OMAP5 devices supports  SR3-APG (mercury) power management technology to
>> + * reduce leakage. It allows for full logic and memories retention on
>> + * MPU_C0 and MPU_C1 and is controlled by the PRCM_MPU. The function enable
>> + * the mercury retention feature.
>> + */
>> +static void enable_mercury_retention_mode(void)
> 
> __init ?
> 
yep.

> This is very OMAP5 specific (unless you generalize the offsets used) so
> should this have omap5_ prefix?
> 
Agree.

> 
>> +{
>> +	u32 reg;
>> +
>> +	/*
>> +	 * To enable mercury mode, both HG_EN and HG_RAMPUP needs to be
>> +	 * enabled from PRM_PSCON_COUNT register.
>> +	 */
>> +	reg = omap4_prcm_mpu_read_inst_reg(OMAP54XX_PRCM_MPU_DEVICE_INST,
>> +			OMAP54XX_PRCM_MPU_PRM_PSCON_COUNT_OFFSET);
>> +	reg |= PRM_PSCON_HG_EN | PRM_PSCON_HG_RAMPUP;
>> +	omap4_prcm_mpu_write_inst_reg(reg, OMAP54XX_PRCM_MPU_DEVICE_INST,
>> +			OMAP54XX_PRCM_MPU_PRM_PSCON_COUNT_OFFSET);
> 
> nit: when I see 'reg', I expect it to be a register/offset.  But this is
> a register value.  Maybe use 'val' instead as you've done elsewhere in
> this series.
> 
I generally use 'offset' if it is offset and 'reg' for actual register read.
Anyways, I have changed it to 'val' now.

Regards,
Santosh


WARNING: multiple messages have this Message-ID (diff)
From: santosh.shilimkar@ti.com (Santosh Shilimkar)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 06/18] ARM: OMAP5: PM: Enable Mercury retention mode on CPUx powerdomains
Date: Thu, 4 Apr 2013 17:38:50 +0530	[thread overview]
Message-ID: <515D6D52.50902@ti.com> (raw)
In-Reply-To: <87k3ojuziu.fsf@linaro.org>

On Thursday 04 April 2013 02:01 AM, Kevin Hilman wrote:
> Santosh Shilimkar <santosh.shilimkar@ti.com> writes:
> 
>> In addition to the standard power-management technique, the OMAP5
>> MPU subsystem also employs an SR3-APG (mercury) power management
>> technology to reduce leakage.
>>
>> It allows for full logic and memories retention on MPU_C0 and MPU_C1 and
>> is controlled by the PRCM_MPU.
>>
>> Acked-by: Nishanth Menon <nm@ti.com>
>> Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
>> ---
>>  arch/arm/mach-omap2/omap-mpuss-lowpower.c |   27 +++++++++++++++++++++++++++
>>  1 file changed, 27 insertions(+)
>>
>> diff --git a/arch/arm/mach-omap2/omap-mpuss-lowpower.c b/arch/arm/mach-omap2/omap-mpuss-lowpower.c
>> index b1441b1..d390d18 100644
>> --- a/arch/arm/mach-omap2/omap-mpuss-lowpower.c
>> +++ b/arch/arm/mach-omap2/omap-mpuss-lowpower.c
>> @@ -62,6 +62,10 @@
>>  #include "prm44xx.h"
>>  #include "prm-regbits-44xx.h"
>>  
>> +/* Add defines needed for mercury mode. Refer MPU's PRM_PSCON_COUNT */
>> +#define PRM_PSCON_HG_EN		(1 << 24)
>> +#define PRM_PSCON_HG_RAMPUP	(1 << 25)
> 
> nit: use BIT()
> 
ok

>>  #ifdef CONFIG_SMP
>>  
>>  struct omap4_cpu_pm_info {
>> @@ -337,6 +341,28 @@ int __cpuinit omap4_hotplug_cpu(unsigned int cpu, unsigned int power_state)
>>  	return 0;
>>  }
>>  
>> +/**
>> + * enable_mercury_retention_mode: Enable OMAP5 mercury retention feature
>> + *
>> + * OMAP5 devices supports  SR3-APG (mercury) power management technology to
>> + * reduce leakage. It allows for full logic and memories retention on
>> + * MPU_C0 and MPU_C1 and is controlled by the PRCM_MPU. The function enable
>> + * the mercury retention feature.
>> + */
>> +static void enable_mercury_retention_mode(void)
> 
> __init ?
> 
yep.

> This is very OMAP5 specific (unless you generalize the offsets used) so
> should this have omap5_ prefix?
> 
Agree.

> 
>> +{
>> +	u32 reg;
>> +
>> +	/*
>> +	 * To enable mercury mode, both HG_EN and HG_RAMPUP needs to be
>> +	 * enabled from PRM_PSCON_COUNT register.
>> +	 */
>> +	reg = omap4_prcm_mpu_read_inst_reg(OMAP54XX_PRCM_MPU_DEVICE_INST,
>> +			OMAP54XX_PRCM_MPU_PRM_PSCON_COUNT_OFFSET);
>> +	reg |= PRM_PSCON_HG_EN | PRM_PSCON_HG_RAMPUP;
>> +	omap4_prcm_mpu_write_inst_reg(reg, OMAP54XX_PRCM_MPU_DEVICE_INST,
>> +			OMAP54XX_PRCM_MPU_PRM_PSCON_COUNT_OFFSET);
> 
> nit: when I see 'reg', I expect it to be a register/offset.  But this is
> a register value.  Maybe use 'val' instead as you've done elsewhere in
> this series.
> 
I generally use 'offset' if it is offset and 'reg' for actual register read.
Anyways, I have changed it to 'val' now.

Regards,
Santosh

  reply	other threads:[~2013-04-04 12:06 UTC|newest]

Thread overview: 128+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-03-25 10:04 [PATCH v2 00/18] ARM: OMAP5: PM: Add MPUSS suspend and CPUidle support Santosh Shilimkar
2013-03-25 10:04 ` Santosh Shilimkar
2013-03-25 10:04 ` [PATCH v2 01/18] ARM: OMAP4+: PM: Consolidate MPU subsystem PM code for re-use Santosh Shilimkar
2013-03-25 10:04   ` Santosh Shilimkar
2013-04-03 19:44   ` Kevin Hilman
2013-04-03 19:44     ` Kevin Hilman
2013-04-04 11:32     ` Santosh Shilimkar
2013-04-04 11:32       ` Santosh Shilimkar
2013-03-25 10:04 ` [PATCH v2 02/18] ARM: OMAP5: PM: Update CPU context register offset Santosh Shilimkar
2013-03-25 10:04   ` Santosh Shilimkar
2013-03-25 10:04 ` [PATCH v2 03/18] ARM: OMAP4+: PM: Consolidate and use OMAP4 PM code for OMAP5 Santosh Shilimkar
2013-03-25 10:04   ` Santosh Shilimkar
2013-04-03 20:20   ` Kevin Hilman
2013-04-03 20:20     ` Kevin Hilman
2013-04-04 11:51     ` Santosh Shilimkar
2013-04-04 11:51       ` Santosh Shilimkar
2013-04-04 11:55       ` Santosh Shilimkar
2013-04-04 11:55         ` Santosh Shilimkar
2013-03-25 10:04 ` [PATCH v2 04/18] ARM: OMAP5: PM: Set MPUSS-EMIF clock-domain static dependency Santosh Shilimkar
2013-03-25 10:04   ` Santosh Shilimkar
2013-03-25 10:04 ` [PATCH v2 05/18] ARM: OMAP5: PM: Enables ES2 PM mode by default Santosh Shilimkar
2013-03-25 10:04   ` Santosh Shilimkar
2013-04-03 20:25   ` Kevin Hilman
2013-04-03 20:25     ` Kevin Hilman
2013-04-04 12:02     ` Santosh Shilimkar
2013-04-04 12:02       ` Santosh Shilimkar
2013-03-25 10:04 ` [PATCH v2 06/18] ARM: OMAP5: PM: Enable Mercury retention mode on CPUx powerdomains Santosh Shilimkar
2013-03-25 10:04   ` Santosh Shilimkar
2013-04-03 20:31   ` Kevin Hilman
2013-04-03 20:31     ` Kevin Hilman
2013-04-04 12:08     ` Santosh Shilimkar [this message]
2013-04-04 12:08       ` Santosh Shilimkar
2013-03-25 10:04 ` [PATCH v2 07/18] ARM: OMAP5: Add init_late() hook to enable pm initialization Santosh Shilimkar
2013-03-25 10:04   ` Santosh Shilimkar
2013-04-03 20:33   ` Kevin Hilman
2013-04-03 20:33     ` Kevin Hilman
2013-04-04 12:28     ` Santosh Shilimkar
2013-04-04 12:28       ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 08/18] ARM: OMAP5: PM: Add CPU power off in hotplug path Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 20:49   ` Kevin Hilman
2013-04-03 20:49     ` Kevin Hilman
2013-04-04 13:23     ` Santosh Shilimkar
2013-04-04 13:23       ` Santosh Shilimkar
2013-04-04 17:31       ` Kevin Hilman
2013-04-04 17:31         ` Kevin Hilman
2013-04-05  9:04         ` Santosh Shilimkar
2013-04-05  9:04           ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 09/18] ARM: OMAP4+: PM: Restore CPU power state to ON with clockdomain force wakeup method Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 20:54   ` Kevin Hilman
2013-04-03 20:54     ` Kevin Hilman
2013-04-04 13:37     ` Santosh Shilimkar
2013-04-04 13:37       ` Santosh Shilimkar
2013-04-04 17:42       ` Kevin Hilman
2013-04-04 17:42         ` Kevin Hilman
2013-04-05  9:07         ` Santosh Shilimkar
2013-04-05  9:07           ` Santosh Shilimkar
2013-04-05 11:58           ` Santosh Shilimkar
2013-04-05 11:58             ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 10/18] ARM: OMAP5: PM: Add MPU Open Switch Retention support Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 11/18] ARM: OMAP5: PM: Add L2 memory power down support Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 20:58   ` Kevin Hilman
2013-04-03 20:58     ` Kevin Hilman
2013-04-04 13:46     ` Santosh Shilimkar
2013-04-04 13:46       ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 12/18] ARM: OMAP4: CPUidle: Avoid double idle driver registration Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 21:03   ` Kevin Hilman
2013-04-03 21:03     ` Kevin Hilman
2013-04-04 13:47     ` Santosh Shilimkar
2013-04-04 13:47       ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 13/18] ARM: OMAP: CPUidle: Unregister drivere on device registration failure Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 21:03   ` Kevin Hilman
2013-04-03 21:03     ` Kevin Hilman
2013-04-04 13:48     ` Santosh Shilimkar
2013-04-04 13:48       ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 14/18] ARM: OMAP4: CPUidle: Make C-state description field more precise Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 21:05   ` Kevin Hilman
2013-04-03 21:05     ` Kevin Hilman
2013-04-04 13:48     ` Santosh Shilimkar
2013-04-04 13:48       ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 15/18] ARM: OMAP4+: CPUidle: Consolidate idle driver for OMAP5 support Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 21:10   ` Kevin Hilman
2013-04-03 21:10     ` Kevin Hilman
2013-04-04 14:04     ` Santosh Shilimkar
2013-04-04 14:04       ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 16/18] ARM: OMAP4+: CPUidle: Deprecate use of omap4_mpuss_read_prev_context_state() Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 21:37   ` Kevin Hilman
2013-04-03 21:37     ` Kevin Hilman
2013-04-04 13:59     ` Santosh Shilimkar
2013-04-04 13:59       ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 17/18] ARM: OMAP4+: CPUidle: Add OMAP5 idle driver support Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-04-03 21:25   ` Kevin Hilman
2013-04-03 21:25     ` Kevin Hilman
2013-04-04 14:16     ` Santosh Shilimkar
2013-04-04 14:16       ` Santosh Shilimkar
2013-04-04 17:55       ` Kevin Hilman
2013-04-04 17:55         ` Kevin Hilman
2013-04-05  9:41         ` Santosh Shilimkar
2013-04-05  9:41           ` Santosh Shilimkar
2013-03-25 10:05 ` [PATCH v2 18/18] ARM: OMAP5: PM: handle device instance for warm reset Santosh Shilimkar
2013-03-25 10:05   ` Santosh Shilimkar
2013-03-25 11:46 ` [PATCH v2 00/18] ARM: OMAP5: PM: Add MPUSS suspend and CPUidle support Lokesh Vutla
2013-03-25 11:46   ` Lokesh Vutla
2013-03-25 12:10   ` Santosh Shilimkar
2013-03-25 12:10     ` Santosh Shilimkar
2013-03-25 12:27 ` Sourav Poddar
2013-03-25 12:27   ` Sourav Poddar
2013-03-25 12:47   ` Rajendra Nayak
2013-03-25 12:47     ` Rajendra Nayak
2013-03-25 13:00     ` Sourav Poddar
2013-03-25 13:00       ` Sourav Poddar
2013-04-03 22:52 ` Kevin Hilman
2013-04-03 22:52   ` Kevin Hilman
2013-04-04 14:34   ` Santosh Shilimkar
2013-04-04 14:34     ` Santosh Shilimkar
2013-04-04 16:49     ` Santosh Shilimkar
2013-04-04 16:49       ` Santosh Shilimkar
2013-04-04 17:57       ` Kevin Hilman
2013-04-04 17:57         ` Kevin Hilman

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=515D6D52.50902@ti.com \
    --to=santosh.shilimkar@ti.com \
    --cc=khilman@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-omap@vger.kernel.org \
    --cc=nm@ti.com \
    --cc=tony@atomide.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.