All of lore.kernel.org
 help / color / mirror / Atom feed
From: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
To: Joseph Lo <josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Cc: "linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
	<linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	"linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org"
	<linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>
Subject: Re: [PATCH 4/7] ARM: tegra: add LP1 support code for Tegra124
Date: Fri, 11 Oct 2013 09:40:54 -0600	[thread overview]
Message-ID: <52581C06.5090707@wwwdotorg.org> (raw)
In-Reply-To: <1381477089.5685.3.camel-yx3yKKdKkHfc7b1ADBJPm0n48jw8i0AO@public.gmane.org>

On 10/11/2013 01:38 AM, Joseph Lo wrote:
> On Thu, 2013-10-10 at 07:20 +0800, Stephen Warren wrote:
>> On 10/09/2013 03:20 AM, Joseph Lo wrote:
>>> The LP1 suspend procedure is the same with Tegra30 and Tegra114. Just
>>> need to update the difference of the register address, then we can
>>> continue to share the code.
>>> -	.rept (tegra30_sdram_pad_size - tegra114_sdram_pad_address) / 4
>>> +	.rept (tegra124_sdram_pad_address - tegra114_sdram_pad_address) / 4
>>
>> I assume this is intended to reserve enough space to store all the saved
>> registers for the largest table of tegra30_sdram_pad_address,
>> tegra114_sdram_pad_address, tegra124_sdram_pad_address. I count more
>> entries in the existing Tegra114 table than the new Tegra124 table, so
>> I'm not sure this part of the change is correct.
>>
>> Is there no way to do a max(tegra30 size, tegra114 size, tegra124 size)
>> so you don't have to pick manually which size to reserve here?
> 
> I don't have a good way to achieve this, because we may have another new
> SoC that may continue re-use these codes. Hence I need to keep
> maintaining the max() function.

Sure, but adding one entry to the max function is better than manually
calculating the size of each array and performing the max yourself.

WARNING: multiple messages have this Message-ID (diff)
From: swarren@wwwdotorg.org (Stephen Warren)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 4/7] ARM: tegra: add LP1 support code for Tegra124
Date: Fri, 11 Oct 2013 09:40:54 -0600	[thread overview]
Message-ID: <52581C06.5090707@wwwdotorg.org> (raw)
In-Reply-To: <1381477089.5685.3.camel@jlo-ubuntu-64.nvidia.com>

On 10/11/2013 01:38 AM, Joseph Lo wrote:
> On Thu, 2013-10-10 at 07:20 +0800, Stephen Warren wrote:
>> On 10/09/2013 03:20 AM, Joseph Lo wrote:
>>> The LP1 suspend procedure is the same with Tegra30 and Tegra114. Just
>>> need to update the difference of the register address, then we can
>>> continue to share the code.
>>> -	.rept (tegra30_sdram_pad_size - tegra114_sdram_pad_address) / 4
>>> +	.rept (tegra124_sdram_pad_address - tegra114_sdram_pad_address) / 4
>>
>> I assume this is intended to reserve enough space to store all the saved
>> registers for the largest table of tegra30_sdram_pad_address,
>> tegra114_sdram_pad_address, tegra124_sdram_pad_address. I count more
>> entries in the existing Tegra114 table than the new Tegra124 table, so
>> I'm not sure this part of the change is correct.
>>
>> Is there no way to do a max(tegra30 size, tegra114 size, tegra124 size)
>> so you don't have to pick manually which size to reserve here?
> 
> I don't have a good way to achieve this, because we may have another new
> SoC that may continue re-use these codes. Hence I need to keep
> maintaining the max() function.

Sure, but adding one entry to the max function is better than manually
calculating the size of each array and performing the max yourself.

  parent reply	other threads:[~2013-10-11 15:40 UTC|newest]

Thread overview: 32+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-10-09  9:20 [PATCH 0/7] ARM: tegra: support LP1 suspend mode for Tegra124 Joseph Lo
2013-10-09  9:20 ` Joseph Lo
     [not found] ` <1381310411-11391-1-git-send-email-josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-10-09  9:20   ` [PATCH 1/7] clk: tegra124: add suspend/resume function for tegra_cpu_car_ops Joseph Lo
2013-10-09  9:20     ` Joseph Lo
     [not found]     ` <1381310411-11391-2-git-send-email-josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-10-09  9:26       ` Joseph Lo
2013-10-09  9:26         ` Joseph Lo
2013-10-09 23:12       ` Stephen Warren
2013-10-09 23:12         ` Stephen Warren
2013-10-09  9:20   ` [PATCH 2/7] ARM: tegra: add flow controller to support suspend for Tegra124 Joseph Lo
2013-10-09  9:20     ` Joseph Lo
     [not found]     ` <1381310411-11391-3-git-send-email-josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-10-09 23:21       ` Stephen Warren
2013-10-09 23:21         ` Stephen Warren
2013-10-09  9:20   ` [PATCH 3/7] ARM: tegra: hook tegra_cpu_tear_down " Joseph Lo
2013-10-09  9:20     ` Joseph Lo
2013-10-09  9:20   ` [PATCH 4/7] ARM: tegra: add LP1 support code " Joseph Lo
2013-10-09  9:20     ` Joseph Lo
     [not found]     ` <1381310411-11391-5-git-send-email-josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-10-09 23:20       ` Stephen Warren
2013-10-09 23:20         ` Stephen Warren
     [not found]         ` <5255E4CD.1050509-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2013-10-11  7:38           ` Joseph Lo
2013-10-11  7:38             ` Joseph Lo
     [not found]             ` <1381477089.5685.3.camel-yx3yKKdKkHfc7b1ADBJPm0n48jw8i0AO@public.gmane.org>
2013-10-11 15:40               ` Stephen Warren [this message]
2013-10-11 15:40                 ` Stephen Warren
2013-10-09  9:20   ` [PATCH 5/7] ARM: tegra: hook the LP1 iram code area and sleep_core function " Joseph Lo
2013-10-09  9:20     ` Joseph Lo
     [not found]     ` <1381310411-11391-6-git-send-email-josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-10-09 23:25       ` Stephen Warren
2013-10-09 23:25         ` Stephen Warren
2013-10-09  9:20   ` [PATCH 6/7] ARM: tegra: enable Tegra RTC for Venice2 Joseph Lo
2013-10-09  9:20     ` Joseph Lo
     [not found]     ` <1381310411-11391-7-git-send-email-josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-10-09 23:27       ` Stephen Warren
2013-10-09 23:27         ` Stephen Warren
2013-10-09  9:20   ` [PATCH 7/7] ARM: tegra: enable LP1 suspend mode " Joseph Lo
2013-10-09  9:20     ` Joseph Lo

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=52581C06.5090707@wwwdotorg.org \
    --to=swarren-3lzwwm7+weoh9zmkesr00q@public.gmane.org \
    --cc=josephl-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
    --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
    --cc=linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.