From: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
To: Paul Walmsley <pwalmsley-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>,
linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Cc: Aleksandr Frid <afrid-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>,
Prashant Gaikwad
<pgaikwad-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>,
Peter De Schrijver
<pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>,
Matthew Longnecker
<mlongnecker-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Subject: Re: [PATCH 6/6] clk: tegra: add Tegra114 FCPU DFLL clocksource platform driver
Date: Thu, 19 Dec 2013 17:18:57 -0700 [thread overview]
Message-ID: <52B38CF1.20508@wwwdotorg.org> (raw)
In-Reply-To: <20131219124949.3226.94812.stgit@tamien>
On 12/19/2013 05:49 AM, Paul Walmsley wrote:
> Add basic platform driver support for the fast CPU cluster DFLL
> clocksource found on Tegra114 SoCs. This small driver selects the
> appropriate Tegra114-specific characterization data and integration
> code. It relies on the DFLL common code to do most of the work.
> diff --git a/drivers/clk/tegra/Kconfig b/drivers/clk/tegra/Kconfig
> +config CLK_TEGRA114_DFLL_FCPU
> + tristate "Clock driver for the Tegra T114 DFLL FCPU"
depends ARCH_TEGRA_114_SOC?
> +CFLAGS_clk-tegra114-dfll-fcpu.o += -Wall -Wextra -Wno-unused-parameter \
> + -Wno-missing-field-initializers \
> + -Wno-sign-compare
I'd drop this too.
> diff --git a/drivers/clk/tegra/clk-tegra114-dfll-fcpu.c b/drivers/clk/tegra/clk-tegra114-dfll-fcpu.c
> + * clk-tegra114-dfll-fcpu.c - Tegra114 DFLL FCPU clock source driver
I'd drop the filename.
> + * Copyright (C) 2012-2013 NVIDIA Corporation. All rights reserved.
This is 2012-2013 whereas the other files were only 2013?
> +#define DROOP_RATE_MIN 1000000
> +
> +
Double blank line.
> +static int tegra114_dfll_fcpu_probe(struct platform_device *pdev)
> +{
> + struct tegra_dfll_soc_data soc;
Since most of the data in that struct is static, why not just make it a
static global, and initialize the constant fields. That would avoid the
need to copy it inside tegra_dfll_register(), and avoid the need to
assign the fields later in this function.
> + int r, speedo_id, process_id;
> +
> + speedo_id = tegra_get_cpu_speedo_id();
> + process_id = tegra_get_cpu_process_id();
> +
> + memset(&soc, 0, sizeof(soc));
> + soc.driver_name = DRIVER_NAME;
Why is that needed? Shouldn't the library code be using
dev_name(&pdev->dev) or similar?
> + r = tegra_dfll_register(pdev, &soc);
> + if (!r)
> + return r;
> +
> + return 0;
if (!r) means if (r == 0) so this always returns 0. I assume that meant
if (r), but even simpler would be:
return tegra_dfll_register(...);
> +static struct platform_driver tegra114_dfll_fcpu_driver = {
...
> +};
> +
> +module_platform_driver(tegra114_dfll_fcpu_driver);
The blank line before module_platform_driver() is customarily omitted.
> +MODULE_LICENSE("GPL");
"GPL v2"
> +MODULE_ALIAS("platform:" DRIVER_NAME);
That isn't needed since we only probe using DT now.
WARNING: multiple messages have this Message-ID (diff)
From: swarren@wwwdotorg.org (Stephen Warren)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 6/6] clk: tegra: add Tegra114 FCPU DFLL clocksource platform driver
Date: Thu, 19 Dec 2013 17:18:57 -0700 [thread overview]
Message-ID: <52B38CF1.20508@wwwdotorg.org> (raw)
In-Reply-To: <20131219124949.3226.94812.stgit@tamien>
On 12/19/2013 05:49 AM, Paul Walmsley wrote:
> Add basic platform driver support for the fast CPU cluster DFLL
> clocksource found on Tegra114 SoCs. This small driver selects the
> appropriate Tegra114-specific characterization data and integration
> code. It relies on the DFLL common code to do most of the work.
> diff --git a/drivers/clk/tegra/Kconfig b/drivers/clk/tegra/Kconfig
> +config CLK_TEGRA114_DFLL_FCPU
> + tristate "Clock driver for the Tegra T114 DFLL FCPU"
depends ARCH_TEGRA_114_SOC?
> +CFLAGS_clk-tegra114-dfll-fcpu.o += -Wall -Wextra -Wno-unused-parameter \
> + -Wno-missing-field-initializers \
> + -Wno-sign-compare
I'd drop this too.
> diff --git a/drivers/clk/tegra/clk-tegra114-dfll-fcpu.c b/drivers/clk/tegra/clk-tegra114-dfll-fcpu.c
> + * clk-tegra114-dfll-fcpu.c - Tegra114 DFLL FCPU clock source driver
I'd drop the filename.
> + * Copyright (C) 2012-2013 NVIDIA Corporation. All rights reserved.
This is 2012-2013 whereas the other files were only 2013?
> +#define DROOP_RATE_MIN 1000000
> +
> +
Double blank line.
> +static int tegra114_dfll_fcpu_probe(struct platform_device *pdev)
> +{
> + struct tegra_dfll_soc_data soc;
Since most of the data in that struct is static, why not just make it a
static global, and initialize the constant fields. That would avoid the
need to copy it inside tegra_dfll_register(), and avoid the need to
assign the fields later in this function.
> + int r, speedo_id, process_id;
> +
> + speedo_id = tegra_get_cpu_speedo_id();
> + process_id = tegra_get_cpu_process_id();
> +
> + memset(&soc, 0, sizeof(soc));
> + soc.driver_name = DRIVER_NAME;
Why is that needed? Shouldn't the library code be using
dev_name(&pdev->dev) or similar?
> + r = tegra_dfll_register(pdev, &soc);
> + if (!r)
> + return r;
> +
> + return 0;
if (!r) means if (r == 0) so this always returns 0. I assume that meant
if (r), but even simpler would be:
return tegra_dfll_register(...);
> +static struct platform_driver tegra114_dfll_fcpu_driver = {
...
> +};
> +
> +module_platform_driver(tegra114_dfll_fcpu_driver);
The blank line before module_platform_driver() is customarily omitted.
> +MODULE_LICENSE("GPL");
"GPL v2"
> +MODULE_ALIAS("platform:" DRIVER_NAME);
That isn't needed since we only probe using DT now.
next prev parent reply other threads:[~2013-12-20 0:18 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-12-19 12:36 [PATCH 0/6] clk: tegra: add basic support for the DFLL clocksource Paul Walmsley
2013-12-19 12:36 ` Paul Walmsley
2013-12-19 12:36 ` [PATCH 1/6] ARM: tegra: fuse: add functions to read speedo ID and process ID Paul Walmsley
2013-12-19 12:36 ` Paul Walmsley
2013-12-19 23:09 ` Stephen Warren
2013-12-19 23:09 ` Stephen Warren
2013-12-19 12:36 ` [PATCH 2/6] ARM: tegra114: fuse: add DFLL FCPU minimum voltage override test function Paul Walmsley
2013-12-19 12:36 ` Paul Walmsley
2013-12-19 23:12 ` Stephen Warren
2013-12-19 23:12 ` Stephen Warren
2013-12-19 12:37 ` [PATCH 3/6] clk: tegra: add library for the DFLL clocksource (open-loop mode) Paul Walmsley
2013-12-19 12:37 ` Paul Walmsley
2013-12-19 23:57 ` Stephen Warren
2013-12-19 23:57 ` Stephen Warren
2013-12-19 12:49 ` [PATCH 4/6] ARM: DTS: tegra: add the DFLL IP block to the T114 SoC file Paul Walmsley
2013-12-19 12:49 ` Paul Walmsley
2013-12-20 0:05 ` Stephen Warren
2013-12-20 0:05 ` Stephen Warren
[not found] ` <52B389CD.8010004-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2014-01-14 6:27 ` Paul Walmsley
2014-01-14 6:27 ` Paul Walmsley
2014-01-14 6:32 ` Paul Walmsley
2014-01-14 6:32 ` Paul Walmsley
2014-01-15 19:50 ` Gerhard Sittig
2014-01-15 19:50 ` Gerhard Sittig
[not found] ` <20140115195025.GU20094-kDjWylLy9wD0K7fsECOQyeGNnDKD8DIp@public.gmane.org>
2014-01-15 20:09 ` Paul Walmsley
2014-01-15 20:09 ` Paul Walmsley
[not found] ` <52D4D314.3000208@nvidia.com>
[not found] ` <52D4D314.3000208-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2014-01-14 17:43 ` Stephen Warren
2014-01-14 17:43 ` Stephen Warren
2013-12-19 12:49 ` [PATCH 5/6] ARM: DTS: tegra: add DFLL integration to the Dalmore DTS file Paul Walmsley
2013-12-19 12:49 ` Paul Walmsley
2013-12-20 0:10 ` Stephen Warren
2013-12-20 0:10 ` Stephen Warren
[not found] ` <52B38AE9.2030209-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2014-01-14 6:36 ` Paul Walmsley
2014-01-14 6:36 ` Paul Walmsley
2013-12-19 12:49 ` [PATCH 6/6] clk: tegra: add Tegra114 FCPU DFLL clocksource platform driver Paul Walmsley
2013-12-19 12:49 ` Paul Walmsley
2013-12-20 0:18 ` Stephen Warren [this message]
2013-12-20 0:18 ` Stephen Warren
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=52B38CF1.20508@wwwdotorg.org \
--to=swarren-3lzwwm7+weoh9zmkesr00q@public.gmane.org \
--cc=afrid-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=mlongnecker-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=pdeschrijver-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=pgaikwad-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=pwalmsley-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.