From: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
To: Sebastian Huber <sebastian.huber@embedded-brains.de>
Cc: blauwirbel@gmail.com, rth@twiddle.net, qemu-devel@nongnu.org,
Fabien Chouteau <chouteau@adacore.com>,
afaerber@suse.de
Subject: Re: [Qemu-devel] [PATCH v5] target-sparc: Add and use CPU_FEATURE_CASA
Date: Sun, 09 Mar 2014 21:57:06 +0000 [thread overview]
Message-ID: <531CE3B2.5040302@ilande.co.uk> (raw)
In-Reply-To: <531C4A43.1030309@embedded-brains.de>
On 09/03/14 11:02, Sebastian Huber wrote:
> The LEON3 processor has support for the CASA instruction which is
> normally only available for SPARC V9 processors. Binutils 2.24
> and GCC 4.9 will support this instruction for LEON3. GCC uses it to
> generate C11 atomic operations.
>
> The CAS synthetic instruction uses an ASI of 0x80. If TARGET_SPARC64 is
> not defined use a supervisor data load/store for an ASI of 0x80 in
> helper_ld_asi()/helper_st_asi(). The supervisor data load/store was
> choosen according to the LEON3 documentation.
>
> The ASI 0x80 is defined in the SPARC V9 manual, Table 12—Address Space
> Identifiers (ASIs). Here we have: 0x80, ASI_PRIMARY, Unrestricted
> access, Primary address space.
>
> Tested with the following program:
>
> #include <assert.h>
> #include <stdatomic.h>
>
> void test(void)
> {
> atomic_int a;
> int e;
> _Bool b;
>
> atomic_store(&a, 1);
> e = 1;
> b = atomic_compare_exchange_strong(&a, &e, 2);
> assert(b);
> assert(atomic_load(&a) == 2);
>
> atomic_store(&a, 3);
> e = 4;
> b = atomic_compare_exchange_strong(&a, &e, 5);
> assert(!b);
> assert(atomic_load(&a) == 3);
> }
>
> Tested also on a NGMP board with a LEON4 processor.
>
> Reviewed-by: Fabien Chouteau <chouteau@adacore.com>
> Reviewed-by: Andreas Färber <afaerber@suse.de>
> Signed-off-by: Sebastian Huber <sebastian.huber@embedded-brains.de>
>
> v4: Fix coding style.
>
> v5: Fix two typos. Generate an IU instead of FPU exception in case CASA
> is not supported by the CPU. Define CASA feature for all SPARC64 CPUs
> (due to the #ifndef TARGET_SPARC64 it must go into the #else branch).
This version of the patch passes all of my tests on SPARC32 and SPARC64 so:
Tested-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
If someone like Richard (added as CC) could give the TCG parts a quick
sanity check then given the length of time this patch has been around
(and Sebastian's responsiveness) then I'd be okay for this patch to be
included in 2.0.
ATB,
Mark.
next prev parent reply other threads:[~2014-03-09 21:59 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-03-09 11:02 [Qemu-devel] [PATCH v5] target-sparc: Add and use CPU_FEATURE_CASA Sebastian Huber
2014-03-09 21:57 ` Mark Cave-Ayland [this message]
2014-03-10 20:48 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=531CE3B2.5040302@ilande.co.uk \
--to=mark.cave-ayland@ilande.co.uk \
--cc=afaerber@suse.de \
--cc=blauwirbel@gmail.com \
--cc=chouteau@adacore.com \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
--cc=sebastian.huber@embedded-brains.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.