From: Stephen Boyd <sboyd@codeaurora.org>
To: Georgi Djakov <gdjakov@mm-sol.com>
Cc: linux@arm.linux.org.uk, robh+dt@kernel.org, pawel.moll@arm.com,
mark.rutland@arm.com, ijc+devicetree@hellion.org.uk,
galak@codeaurora.org, rvaswani@codeaurora.org,
davidb@codeaurora.org, linux-arm-kernel@lists.infradead.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH v1 1/4] ARM: dts: qcom: Add APQ8084 SoC support
Date: Wed, 21 May 2014 10:24:17 -0700 [thread overview]
Message-ID: <537CE141.6010500@codeaurora.org> (raw)
In-Reply-To: <1400684225-21381-2-git-send-email-gdjakov@mm-sol.com>
On 05/21/14 07:57, Georgi Djakov wrote:
> +
> + L2: l2-cache {
> + compatible = "qcom,arch-cache";
> + cache-level = <2>;
> + interrupts = <0 2 0x4>;
Let's leave out interrupts until the binding is accepted.
> + qcom,saw = <&saw_l2>;
> + };
> + };
> +
> + cpu-pmu {
> + compatible = "qcom,krait-pmu";
> + interrupts = <1 7 0xf04>;
> + };
> +
> + soc: soc {
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> + compatible = "simple-bus";
> +
> + intc: interrupt-controller@f9000000 {
> + compatible = "qcom,msm-qgic2";
> + interrupt-controller;
> + #interrupt-cells = <3>;
> + reg = <0xf9000000 0x1000>,
> + <0xf9002000 0x1000>;
> + };
> +
> + timer {
> + compatible = "arm,armv7-timer";
> + interrupts = <1 2 0xf08>,
> + <1 3 0xf08>,
> + <1 4 0xf08>,
> + <1 1 0xf08>;
> + clock-frequency = <19200000>;
> + };
Please move this timer node out of the soc container below the pmu.
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation
WARNING: multiple messages have this Message-ID (diff)
From: sboyd@codeaurora.org (Stephen Boyd)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v1 1/4] ARM: dts: qcom: Add APQ8084 SoC support
Date: Wed, 21 May 2014 10:24:17 -0700 [thread overview]
Message-ID: <537CE141.6010500@codeaurora.org> (raw)
In-Reply-To: <1400684225-21381-2-git-send-email-gdjakov@mm-sol.com>
On 05/21/14 07:57, Georgi Djakov wrote:
> +
> + L2: l2-cache {
> + compatible = "qcom,arch-cache";
> + cache-level = <2>;
> + interrupts = <0 2 0x4>;
Let's leave out interrupts until the binding is accepted.
> + qcom,saw = <&saw_l2>;
> + };
> + };
> +
> + cpu-pmu {
> + compatible = "qcom,krait-pmu";
> + interrupts = <1 7 0xf04>;
> + };
> +
> + soc: soc {
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> + compatible = "simple-bus";
> +
> + intc: interrupt-controller at f9000000 {
> + compatible = "qcom,msm-qgic2";
> + interrupt-controller;
> + #interrupt-cells = <3>;
> + reg = <0xf9000000 0x1000>,
> + <0xf9002000 0x1000>;
> + };
> +
> + timer {
> + compatible = "arm,armv7-timer";
> + interrupts = <1 2 0xf08>,
> + <1 3 0xf08>,
> + <1 4 0xf08>,
> + <1 1 0xf08>;
> + clock-frequency = <19200000>;
> + };
Please move this timer node out of the soc container below the pmu.
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation
next prev parent reply other threads:[~2014-05-21 17:24 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-21 14:57 [PATCH v1 0/4] Add Qualcomm APQ8084 SoC support Georgi Djakov
2014-05-21 14:57 ` Georgi Djakov
2014-05-21 14:57 ` [PATCH v1 1/4] ARM: dts: qcom: Add " Georgi Djakov
2014-05-21 14:57 ` Georgi Djakov
2014-05-21 17:24 ` Stephen Boyd [this message]
2014-05-21 17:24 ` Stephen Boyd
2014-05-21 20:16 ` Georgi Djakov
2014-05-21 20:16 ` Georgi Djakov
2014-05-21 14:57 ` [PATCH v1 2/4] ARM: dts: qcom: Add APQ8084-MTP board support Georgi Djakov
2014-05-21 14:57 ` Georgi Djakov
2014-05-21 14:57 ` [PATCH v1 3/4] ARM: qcom: Add APQ8084-MTP board to mach-qcom Georgi Djakov
2014-05-21 14:57 ` Georgi Djakov
2014-05-21 15:18 ` Kumar Gala
2014-05-21 15:18 ` Kumar Gala
2014-05-21 15:39 ` Georgi Djakov
2014-05-21 15:39 ` Georgi Djakov
2014-05-21 14:57 ` [PATCH v1 4/4] ARM: debug: qcom: Add APQ8084 DEBUG_LL UART support Georgi Djakov
2014-05-21 14:57 ` Georgi Djakov
2014-05-21 15:18 ` Arnd Bergmann
2014-05-21 15:18 ` Arnd Bergmann
2014-05-21 15:28 ` Ivan T. Ivanov
2014-05-21 15:28 ` Ivan T. Ivanov
2014-05-21 19:14 ` Kumar Gala
2014-05-21 19:14 ` Kumar Gala
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=537CE141.6010500@codeaurora.org \
--to=sboyd@codeaurora.org \
--cc=davidb@codeaurora.org \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=gdjakov@mm-sol.com \
--cc=ijc+devicetree@hellion.org.uk \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=mark.rutland@arm.com \
--cc=pawel.moll@arm.com \
--cc=robh+dt@kernel.org \
--cc=rvaswani@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.