From: kever.yang@rock-chips.com (Kever Yang)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 3/4] usb: dwc2: add compatible data for rockchip soc
Date: Tue, 29 Jul 2014 23:40:14 -0700 [thread overview]
Message-ID: <53D8934E.9040807@rock-chips.com> (raw)
In-Reply-To: <CAD=FV=Wqr0C7gj89DVof=gBo4mxvqqz0or7_vkdad==CkzzrPg@mail.gmail.com>
Hi Doug:
On 07/29/2014 09:21 PM, Doug Anderson wrote:
> Kever,
>
> On Tue, Jul 29, 2014 at 6:35 PM, Kever Yang <kever.yang@rock-chips.com> wrote:
>> This patch add compatible data for dwc2 controller found on
>> rk3066, rk3188 and rk3288 processors from rockchip.
>>
>> Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
>> ---
>> drivers/usb/dwc2/platform.c | 29 +++++++++++++++++++++++++++++
>> 1 file changed, 29 insertions(+)
> I'm nowhere an expert here, but...
>
>
>> diff --git a/drivers/usb/dwc2/platform.c b/drivers/usb/dwc2/platform.c
>> index a10e7a3..cc5983c 100644
>> --- a/drivers/usb/dwc2/platform.c
>> +++ b/drivers/usb/dwc2/platform.c
>> @@ -75,6 +75,34 @@ static const struct dwc2_core_params params_bcm2835 = {
>> .uframe_sched = 0,
>> };
>>
>> +static const struct dwc2_core_params params_rk3066 = {
>> + .otg_cap = 2, /* no HNP/SRP capable */
> Are you sure HNP/SRP is not available? Do things break if you leave this at 0?
1. HNP/SRP is not need right now, I didn't see it used in mobile devices.
2. If HNP/SRP is enabled, the controller will monitor the otg_vbus about 5V,
overcurrent change will happen if vbus not detect after switch to host
for a period of time.
If not, the controller will monitor b_valid signal about 3V instead
of 5V vbus,
which match the hardware reference design from Rockchip.
>
>
>> + .otg_ver = 0, /* 1.3 */
>> + .dma_enable = 1,
>> + .dma_desc_enable = 0,
>> + .speed = 0, /* High Speed */
>> + .enable_dynamic_fifo = 1,
>> + .en_multiple_tx_fifo = 1,
>> + .host_rx_fifo_size = 520, /* 520 DWORDs */
>> + .host_nperio_tx_fifo_size = 128, /* 128 DWORDs */
>> + .host_perio_tx_fifo_size = 256, /* 256 DWORDs */
>> + .max_transfer_size = 65536,
>> + .max_packet_count = 512,
> Header file says max_packet_count should be max of 511.
Yeap, you are right, I will fix this.
>
>
>> + .host_channels = 9,
>> + .phy_type = 1, /* UTMI */
>> + .phy_utmi_width = 16, /* 8 bits */
> Either comment or value is wrong since 16 != 8 bits.
I will change this to auto detect.
>
>
>> + .phy_ulpi_ddr = 0, /* Single */
>> + .phy_ulpi_ext_vbus = 0,
>> + .i2c_enable = 0,
>> + .ulpi_fs_ls = 0,
>> + .host_support_fs_ls_low_power = 0,
>> + .host_ls_low_power_phy_clk = 0, /* 48 MHz */
>> + .ts_dline = 0,
>> + .reload_ctl = 1,
>> + .ahbcfg = 0x17, /* dma enable & INCR16 */
>> + .uframe_sched = 1,
>> +};
> Many of these values could just be -1 to autodetect / use default.
> Should we consider doing that?
Most of the parameter can be auto-detect right except some have more than
one choice, so I will leave the parameters to driver if it can do it right.
>
> -Doug
>
>
>
WARNING: multiple messages have this Message-ID (diff)
From: Kever Yang <kever.yang@rock-chips.com>
To: Doug Anderson <dianders@chromium.org>
Cc: "Mark Rutland" <mark.rutland@arm.com>,
"Randy Dunlap" <rdunlap@infradead.org>,
"Heiko Stübner" <heiko@sntech.de>,
"linux-doc@vger.kernel.org" <linux-doc@vger.kernel.org>,
"Jianqun Xu" <xjq@rock-chips.com>,
"Russell King" <linux@arm.linux.org.uk>,
"Stephen Warren" <swarren@wwwdotorg.org>,
"Kishon Vijay Abraham I" <kishon@ti.com>,
lyz@rock-chips.com,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"Addy Ke" <addy.ke@rock-chips.com>,
"Pawel Moll" <pawel.moll@arm.com>,
"Ian Campbell" <ijc+devicetree@hellion.org.uk>,
"Matt Porter" <mporter@linaro.org>,
"Olof Johansson" <olof@lixom.net>,
"Rob Herring" <robh+dt@kernel.org>,
wulf@rock-chips.com, "Sonny Rao" <sonnyrao@chromium.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"Greg Kroah-Hartman" <gregkh@linuxfoundation.org>,
"linux-usb@vger.kernel.org" <linux-usb@vger.kernel.org>
Subject: Re: [PATCH 3/4] usb: dwc2: add compatible data for rockchip soc
Date: Tue, 29 Jul 2014 23:40:14 -0700 [thread overview]
Message-ID: <53D8934E.9040807@rock-chips.com> (raw)
In-Reply-To: <CAD=FV=Wqr0C7gj89DVof=gBo4mxvqqz0or7_vkdad==CkzzrPg@mail.gmail.com>
Hi Doug:
On 07/29/2014 09:21 PM, Doug Anderson wrote:
> Kever,
>
> On Tue, Jul 29, 2014 at 6:35 PM, Kever Yang <kever.yang@rock-chips.com> wrote:
>> This patch add compatible data for dwc2 controller found on
>> rk3066, rk3188 and rk3288 processors from rockchip.
>>
>> Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
>> ---
>> drivers/usb/dwc2/platform.c | 29 +++++++++++++++++++++++++++++
>> 1 file changed, 29 insertions(+)
> I'm nowhere an expert here, but...
>
>
>> diff --git a/drivers/usb/dwc2/platform.c b/drivers/usb/dwc2/platform.c
>> index a10e7a3..cc5983c 100644
>> --- a/drivers/usb/dwc2/platform.c
>> +++ b/drivers/usb/dwc2/platform.c
>> @@ -75,6 +75,34 @@ static const struct dwc2_core_params params_bcm2835 = {
>> .uframe_sched = 0,
>> };
>>
>> +static const struct dwc2_core_params params_rk3066 = {
>> + .otg_cap = 2, /* no HNP/SRP capable */
> Are you sure HNP/SRP is not available? Do things break if you leave this at 0?
1. HNP/SRP is not need right now, I didn't see it used in mobile devices.
2. If HNP/SRP is enabled, the controller will monitor the otg_vbus about 5V,
overcurrent change will happen if vbus not detect after switch to host
for a period of time.
If not, the controller will monitor b_valid signal about 3V instead
of 5V vbus,
which match the hardware reference design from Rockchip.
>
>
>> + .otg_ver = 0, /* 1.3 */
>> + .dma_enable = 1,
>> + .dma_desc_enable = 0,
>> + .speed = 0, /* High Speed */
>> + .enable_dynamic_fifo = 1,
>> + .en_multiple_tx_fifo = 1,
>> + .host_rx_fifo_size = 520, /* 520 DWORDs */
>> + .host_nperio_tx_fifo_size = 128, /* 128 DWORDs */
>> + .host_perio_tx_fifo_size = 256, /* 256 DWORDs */
>> + .max_transfer_size = 65536,
>> + .max_packet_count = 512,
> Header file says max_packet_count should be max of 511.
Yeap, you are right, I will fix this.
>
>
>> + .host_channels = 9,
>> + .phy_type = 1, /* UTMI */
>> + .phy_utmi_width = 16, /* 8 bits */
> Either comment or value is wrong since 16 != 8 bits.
I will change this to auto detect.
>
>
>> + .phy_ulpi_ddr = 0, /* Single */
>> + .phy_ulpi_ext_vbus = 0,
>> + .i2c_enable = 0,
>> + .ulpi_fs_ls = 0,
>> + .host_support_fs_ls_low_power = 0,
>> + .host_ls_low_power_phy_clk = 0, /* 48 MHz */
>> + .ts_dline = 0,
>> + .reload_ctl = 1,
>> + .ahbcfg = 0x17, /* dma enable & INCR16 */
>> + .uframe_sched = 1,
>> +};
> Many of these values could just be -1 to autodetect / use default.
> Should we consider doing that?
Most of the parameter can be auto-detect right except some have more than
one choice, so I will leave the parameters to driver if it can do it right.
>
> -Doug
>
>
>
next prev parent reply other threads:[~2014-07-30 6:40 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <963258>
2014-07-30 1:31 ` [PATCH 0/4] usb: dwc2: add suport for Rockchip dwc2 controller Kever Yang
2014-07-30 1:31 ` Kever Yang
2014-07-30 1:31 ` Kever Yang
2014-07-30 1:31 ` [PATCH 1/4] Documentation: dt-bindings: add dt binding info for Rockchip dwc2 Kever Yang
2014-07-30 1:31 ` Kever Yang
2014-07-30 3:54 ` Doug Anderson
2014-07-30 3:54 ` Doug Anderson
2014-07-30 15:46 ` Doug Anderson
2014-07-30 15:46 ` Doug Anderson
2014-07-30 18:53 ` Paul Zimmerman
2014-07-30 18:53 ` Paul Zimmerman
2014-07-30 22:29 ` Doug Anderson
2014-07-30 22:29 ` Doug Anderson
2014-07-30 22:39 ` Paul Zimmerman
2014-07-30 22:39 ` Paul Zimmerman
2014-07-30 1:34 ` [PATCH 2/4] ARM: dts: add rk3288 dwc2 controller support Kever Yang
2014-07-30 1:34 ` Kever Yang
2014-07-30 1:34 ` Kever Yang
2014-07-30 4:03 ` Doug Anderson
2014-07-30 4:03 ` Doug Anderson
2014-07-30 15:18 ` Sergei Shtylyov
2014-07-30 15:18 ` Sergei Shtylyov
2014-07-30 17:55 ` Sergei Shtylyov
2014-07-30 17:55 ` Sergei Shtylyov
2014-07-30 1:35 ` [PATCH 3/4] usb: dwc2: add compatible data for rockchip soc Kever Yang
2014-07-30 1:35 ` Kever Yang
2014-07-30 4:21 ` Doug Anderson
2014-07-30 4:21 ` Doug Anderson
2014-07-30 6:40 ` Kever Yang [this message]
2014-07-30 6:40 ` Kever Yang
2014-07-30 15:45 ` Doug Anderson
2014-07-30 15:45 ` Doug Anderson
2014-07-30 19:00 ` Paul Zimmerman
2014-07-30 19:00 ` Paul Zimmerman
2014-07-30 19:00 ` Paul Zimmerman
2014-07-30 1:35 ` [PATCH 4/4] usb: dwc2: add dr_mode support for dwc2 Kever Yang
2014-07-30 1:35 ` Kever Yang
2014-07-30 4:29 ` Doug Anderson
2014-07-30 4:29 ` Doug Anderson
2014-07-30 19:05 ` Paul Zimmerman
2014-07-30 19:05 ` Paul Zimmerman
2014-07-30 19:05 ` Paul Zimmerman
2014-07-31 0:29 ` [PATCH v2 0/2] Patches to add dr_mode " Kever Yang
2014-07-31 0:29 ` [PATCH v2 1/2] Documentation: dt-bindings: add dt binding info for dwc2 dr_mode Kever Yang
2014-07-31 4:00 ` Doug Anderson
2014-07-31 1:06 ` [PATCH v2 2/2] usb: dwc2: add dr_mode support for dwc2 Kever Yang
2014-07-31 7:07 ` Jingoo Han
2014-07-31 18:47 ` Paul Zimmerman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=53D8934E.9040807@rock-chips.com \
--to=kever.yang@rock-chips.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.