All of lore.kernel.org
 help / color / mirror / Atom feed
* GTT explanation request
@ 2014-10-14  6:44 Адонай Элохим
  2014-10-15  7:40 ` Michel Dänzer
  0 siblings, 1 reply; 2+ messages in thread
From: Адонай Элохим @ 2014-10-14  6:44 UTC (permalink / raw)
  To: Maling list - DRI developers


[-- Attachment #1.1: Type: text/plain, Size: 584 bytes --]

I was told to post it here to remind Michel about it ^^"

>Hi Michel...
>
>I'm tinkering around in radeon DRM code as a hobby so if you have a
couple of minutes, could you explain, how GTT works for Radeon module?
I've seen mentions of it here and there on the Internet, and tried to
ping developers on IRC, but the overall picture is still unreachable
for me.
>
>I also looked through the code in radeon_object.c, radeon_ttm.c and
radeon_gem.c. In my mind, the GEM and the TTM do the same thing, so
why is there a need for GEM and TTM coupled?..
>
>Sorry if it's too much for asking

[-- Attachment #1.2: Type: text/html, Size: 703 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/dri-devel

^ permalink raw reply	[flat|nested] 2+ messages in thread

* Re: GTT explanation request
  2014-10-14  6:44 GTT explanation request Адонай Элохим
@ 2014-10-15  7:40 ` Michel Dänzer
  0 siblings, 0 replies; 2+ messages in thread
From: Michel Dänzer @ 2014-10-15  7:40 UTC (permalink / raw)
  To: Адонай Элохим
  Cc: Maling list - DRI developers

On 14.10.2014 15:44, Адонай Элохим wrote:
>
> I'm tinkering around in radeon DRM code as a hobby so if you have a
> couple of minutes, could you explain, how GTT works for Radeon module?
> I've seen mentions of it here and there on the Internet, and tried to
> ping developers on IRC, but the overall picture is still unreachable
> for me.

GTT (or GART) is a mechanism for making physically non-contiguous pages 
of system RAM accessible to the GPU in a linear address range. This is 
achieved using a translation table (the TT in GTT) which maps the linear 
range addresses to physical (bus) addresses.

The linear address range is managed by TTM (same TT), the radeon driver 
just provides the radeon_ttm_backend_bind/unbind() hooks to it for 
binding the pages corresponding to a buffer object (BO) into the linear 
range and for unbinding them from it.


> I also looked through the code in radeon_object.c, radeon_ttm.c and
> radeon_gem.c. In my mind, the GEM and the TTM do the same thing, so
> why is there a need for GEM and TTM coupled?..

The functionalities of TTM and GEM are overlapping, but not identical. 
The radeon driver uses memory management functionality of TTM and 
userspace interface functionality of GEM.


-- 
Earthling Michel Dänzer            |                  http://www.amd.com
Libre software enthusiast          |                Mesa and X developer
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/dri-devel

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2014-10-15  7:40 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2014-10-14  6:44 GTT explanation request Адонай Элохим
2014-10-15  7:40 ` Michel Dänzer

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.