* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-01-16 14:17 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-01-16 14:17 UTC (permalink / raw) To: linux-arm-kernel From: Geert Uytterhoeven <geert+renesas@glider.be> Add device nodes for the L2 caches, and link the CPU node to its L2 cache node. The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as 128 KiB x 16 ways). Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> --- Changes in v2: Dropped the not yet merged Cortex A53 part. arch/arm64/boot/dts/renesas/r8a7795.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi index a82bce8..a22ae65 100644 --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi @@ -39,6 +39,7 @@ compatible = "arm,cortex-a57", "arm,armv8"; reg = <0x0>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; @@ -46,22 +47,29 @@ compatible = "arm,cortex-a57","arm,armv8"; reg = <0x1>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; a57_2: cpu@2 { compatible = "arm,cortex-a57","arm,armv8"; reg = <0x2>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; a57_3: cpu@3 { compatible = "arm,cortex-a57","arm,armv8"; reg = <0x3>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; }; + L2_CA57: cache-controller@0 { + compatible = "cache"; + }; + extal_clk: extal { compatible = "fixed-clock"; #clock-cells = <0>; -- 2.7.0 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-01-16 14:17 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-01-16 14:17 UTC (permalink / raw) To: linux-sh, horms, geert+renesas; +Cc: devicetree, linux-arm-kernel, Dirk Behme From: Geert Uytterhoeven <geert+renesas@glider.be> Add device nodes for the L2 caches, and link the CPU node to its L2 cache node. The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as 128 KiB x 16 ways). Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> --- Changes in v2: Dropped the not yet merged Cortex A53 part. arch/arm64/boot/dts/renesas/r8a7795.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi index a82bce8..a22ae65 100644 --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi @@ -39,6 +39,7 @@ compatible = "arm,cortex-a57", "arm,armv8"; reg = <0x0>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; @@ -46,22 +47,29 @@ compatible = "arm,cortex-a57","arm,armv8"; reg = <0x1>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; a57_2: cpu@2 { compatible = "arm,cortex-a57","arm,armv8"; reg = <0x2>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; a57_3: cpu@3 { compatible = "arm,cortex-a57","arm,armv8"; reg = <0x3>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; }; + L2_CA57: cache-controller@0 { + compatible = "cache"; + }; + extal_clk: extal { compatible = "fixed-clock"; #clock-cells = <0>; -- 2.7.0 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-01-16 14:17 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-01-16 14:17 UTC (permalink / raw) To: linux-arm-kernel From: Geert Uytterhoeven <geert+renesas@glider.be> Add device nodes for the L2 caches, and link the CPU node to its L2 cache node. The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as 128 KiB x 16 ways). Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> --- Changes in v2: Dropped the not yet merged Cortex A53 part. arch/arm64/boot/dts/renesas/r8a7795.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi index a82bce8..a22ae65 100644 --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi @@ -39,6 +39,7 @@ compatible = "arm,cortex-a57", "arm,armv8"; reg = <0x0>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; @@ -46,22 +47,29 @@ compatible = "arm,cortex-a57","arm,armv8"; reg = <0x1>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; a57_2: cpu at 2 { compatible = "arm,cortex-a57","arm,armv8"; reg = <0x2>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; a57_3: cpu at 3 { compatible = "arm,cortex-a57","arm,armv8"; reg = <0x3>; device_type = "cpu"; + next-level-cache = <&L2_CA57>; enable-method = "psci"; }; }; + L2_CA57: cache-controller at 0 { + compatible = "cache"; + }; + extal_clk: extal { compatible = "fixed-clock"; #clock-cells = <0>; -- 2.7.0 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes 2016-01-16 14:17 ` Dirk Behme (?) @ 2016-02-03 17:21 ` Dirk Behme -1 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-03 17:21 UTC (permalink / raw) To: linux-arm-kernel On 16.01.2016 15:17, Dirk Behme wrote: > From: Geert Uytterhoeven <geert+renesas@glider.be> > > Add device nodes for the L2 caches, and link the CPU node to its L2 > cache node. > > The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as > 128 KiB x 16 ways). > > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > Signed-off-by: Dirk Behme <dirk.behme@gmail.com> > --- > Changes in v2: Dropped the not yet merged Cortex A53 part. > > arch/arm64/boot/dts/renesas/r8a7795.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > index a82bce8..a22ae65 100644 > --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > @@ -39,6 +39,7 @@ > compatible = "arm,cortex-a57", "arm,armv8"; > reg = <0x0>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > > @@ -46,22 +47,29 @@ > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x1>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > a57_2: cpu@2 { > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x2>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > a57_3: cpu@3 { > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x3>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > }; > > + L2_CA57: cache-controller@0 { > + compatible = "cache"; > + }; > + > extal_clk: extal { > compatible = "fixed-clock"; > #clock-cells = <0>; > Any further comments to this? If not, could this be applied? Best regards Dirk ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-03 17:21 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-03 17:21 UTC (permalink / raw) To: linux-sh, horms, geert+renesas; +Cc: devicetree, linux-arm-kernel On 16.01.2016 15:17, Dirk Behme wrote: > From: Geert Uytterhoeven <geert+renesas@glider.be> > > Add device nodes for the L2 caches, and link the CPU node to its L2 > cache node. > > The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as > 128 KiB x 16 ways). > > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > Signed-off-by: Dirk Behme <dirk.behme@gmail.com> > --- > Changes in v2: Dropped the not yet merged Cortex A53 part. > > arch/arm64/boot/dts/renesas/r8a7795.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > index a82bce8..a22ae65 100644 > --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > @@ -39,6 +39,7 @@ > compatible = "arm,cortex-a57", "arm,armv8"; > reg = <0x0>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > > @@ -46,22 +47,29 @@ > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x1>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > a57_2: cpu@2 { > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x2>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > a57_3: cpu@3 { > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x3>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > }; > > + L2_CA57: cache-controller@0 { > + compatible = "cache"; > + }; > + > extal_clk: extal { > compatible = "fixed-clock"; > #clock-cells = <0>; > Any further comments to this? If not, could this be applied? Best regards Dirk ^ permalink raw reply [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-03 17:21 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-03 17:21 UTC (permalink / raw) To: linux-arm-kernel On 16.01.2016 15:17, Dirk Behme wrote: > From: Geert Uytterhoeven <geert+renesas@glider.be> > > Add device nodes for the L2 caches, and link the CPU node to its L2 > cache node. > > The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as > 128 KiB x 16 ways). > > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > Signed-off-by: Dirk Behme <dirk.behme@gmail.com> > --- > Changes in v2: Dropped the not yet merged Cortex A53 part. > > arch/arm64/boot/dts/renesas/r8a7795.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > index a82bce8..a22ae65 100644 > --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi > +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi > @@ -39,6 +39,7 @@ > compatible = "arm,cortex-a57", "arm,armv8"; > reg = <0x0>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > > @@ -46,22 +47,29 @@ > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x1>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > a57_2: cpu at 2 { > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x2>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > a57_3: cpu at 3 { > compatible = "arm,cortex-a57","arm,armv8"; > reg = <0x3>; > device_type = "cpu"; > + next-level-cache = <&L2_CA57>; > enable-method = "psci"; > }; > }; > > + L2_CA57: cache-controller at 0 { > + compatible = "cache"; > + }; > + > extal_clk: extal { > compatible = "fixed-clock"; > #clock-cells = <0>; > Any further comments to this? If not, could this be applied? Best regards Dirk ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes 2016-02-03 17:21 ` Dirk Behme (?) (?) @ 2016-02-05 9:57 ` Simon Horman -1 siblings, 0 replies; 19+ messages in thread From: Simon Horman @ 2016-02-05 9:57 UTC (permalink / raw) To: Dirk Behme Cc: linux-sh, geert+renesas, devicetree, linux-arm-kernel, linux-renesas-soc [CC new linux-renesas-soc ML] Hi Dirk, On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: > On 16.01.2016 15:17, Dirk Behme wrote: > >From: Geert Uytterhoeven <geert+renesas@glider.be> > > > >Add device nodes for the L2 caches, and link the CPU node to its L2 > >cache node. > > > >The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as > >128 KiB x 16 ways). > > > >Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > >Signed-off-by: Dirk Behme <dirk.behme@gmail.com> [snip] > Any further comments to this? If not, could this be applied? Sorry for the delay. This looks good; I have queued it up. It should appear in the next (and devel) branches of my renesas tree soon. And in linux-next whenever it includes my updated next branch. ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-05 9:57 ` Simon Horman 0 siblings, 0 replies; 19+ messages in thread From: Simon Horman @ 2016-02-05 9:57 UTC (permalink / raw) To: Dirk Behme Cc: linux-sh-u79uwXL29TY76Z2rM5mHXA, geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ, devicetree-u79uwXL29TY76Z2rM5mHXA, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA [CC new linux-renesas-soc ML] Hi Dirk, On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: > On 16.01.2016 15:17, Dirk Behme wrote: > >From: Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org> > > > >Add device nodes for the L2 caches, and link the CPU node to its L2 > >cache node. > > > >The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as > >128 KiB x 16 ways). > > > >Signed-off-by: Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org> > >Signed-off-by: Dirk Behme <dirk.behme-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> [snip] > Any further comments to this? If not, could this be applied? Sorry for the delay. This looks good; I have queued it up. It should appear in the next (and devel) branches of my renesas tree soon. And in linux-next whenever it includes my updated next branch. -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-05 9:57 ` Simon Horman 0 siblings, 0 replies; 19+ messages in thread From: Simon Horman @ 2016-02-05 9:57 UTC (permalink / raw) To: linux-arm-kernel [CC new linux-renesas-soc ML] Hi Dirk, On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: > On 16.01.2016 15:17, Dirk Behme wrote: > >From: Geert Uytterhoeven <geert+renesas@glider.be> > > > >Add device nodes for the L2 caches, and link the CPU node to its L2 > >cache node. > > > >The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as > >128 KiB x 16 ways). > > > >Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > >Signed-off-by: Dirk Behme <dirk.behme@gmail.com> [snip] > Any further comments to this? If not, could this be applied? Sorry for the delay. This looks good; I have queued it up. It should appear in the next (and devel) branches of my renesas tree soon. And in linux-next whenever it includes my updated next branch. ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-05 9:57 ` Simon Horman 0 siblings, 0 replies; 19+ messages in thread From: Simon Horman @ 2016-02-05 9:57 UTC (permalink / raw) To: linux-arm-kernel [CC new linux-renesas-soc ML] Hi Dirk, On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: > On 16.01.2016 15:17, Dirk Behme wrote: > >From: Geert Uytterhoeven <geert+renesas@glider.be> > > > >Add device nodes for the L2 caches, and link the CPU node to its L2 > >cache node. > > > >The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as > >128 KiB x 16 ways). > > > >Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > >Signed-off-by: Dirk Behme <dirk.behme@gmail.com> [snip] > Any further comments to this? If not, could this be applied? Sorry for the delay. This looks good; I have queued it up. It should appear in the next (and devel) branches of my renesas tree soon. And in linux-next whenever it includes my updated next branch. ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes 2016-02-05 9:57 ` Simon Horman @ 2016-02-08 8:42 ` Geert Uytterhoeven -1 siblings, 0 replies; 19+ messages in thread From: Geert Uytterhoeven @ 2016-02-08 8:42 UTC (permalink / raw) To: Dirk Behme Cc: Simon Horman, Geert Uytterhoeven, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-renesas-soc Hi Dirk, On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: > On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >> On 16.01.2016 15:17, Dirk Behme wrote: >> >From: Geert Uytterhoeven <geert+renesas@glider.be> >> > >> >Add device nodes for the L2 caches, and link the CPU node to its L2 >> >cache node. >> > >> >The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >> >128 KiB x 16 ways). >> > >> >Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >> >Signed-off-by: Dirk Behme <dirk.behme@gmail.com> > > [snip] > >> Any further comments to this? If not, could this be applied? > > Sorry for the delay. > > This looks good; I have queued it up. > > It should appear in the next (and devel) branches of my renesas tree soon. > And in linux-next whenever it includes my updated next branch. So you not only dropped the (controversial) timing related properties, but in addition: + cache-unified; + cache-level = <2>; At least the "cache-level" property is marked as required in ePAPR. For "cache-unified", the wording is not that strict in ePAPR, but that property depends on being a unified cache in the first place. So I think these two properties should be re-added. Sorry for not noticing before. Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds ^ permalink raw reply [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-08 8:42 ` Geert Uytterhoeven 0 siblings, 0 replies; 19+ messages in thread From: Geert Uytterhoeven @ 2016-02-08 8:42 UTC (permalink / raw) To: linux-arm-kernel Hi Dirk, On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: > On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >> On 16.01.2016 15:17, Dirk Behme wrote: >> >From: Geert Uytterhoeven <geert+renesas@glider.be> >> > >> >Add device nodes for the L2 caches, and link the CPU node to its L2 >> >cache node. >> > >> >The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >> >128 KiB x 16 ways). >> > >> >Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >> >Signed-off-by: Dirk Behme <dirk.behme@gmail.com> > > [snip] > >> Any further comments to this? If not, could this be applied? > > Sorry for the delay. > > This looks good; I have queued it up. > > It should appear in the next (and devel) branches of my renesas tree soon. > And in linux-next whenever it includes my updated next branch. So you not only dropped the (controversial) timing related properties, but in addition: + cache-unified; + cache-level = <2>; At least the "cache-level" property is marked as required in ePAPR. For "cache-unified", the wording is not that strict in ePAPR, but that property depends on being a unified cache in the first place. So I think these two properties should be re-added. Sorry for not noticing before. Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert at linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes 2016-02-08 8:42 ` Geert Uytterhoeven (?) @ 2016-02-08 8:54 ` Dirk Behme -1 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-08 8:54 UTC (permalink / raw) To: Geert Uytterhoeven, Dirk Behme Cc: Simon Horman, Geert Uytterhoeven, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-renesas-soc On 08.02.2016 09:42, Geert Uytterhoeven wrote: > Hi Dirk, > > On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: >> On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >>> On 16.01.2016 15:17, Dirk Behme wrote: >>>> From: Geert Uytterhoeven <geert+renesas@glider.be> >>>> >>>> Add device nodes for the L2 caches, and link the CPU node to its L2 >>>> cache node. >>>> >>>> The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >>>> 128 KiB x 16 ways). >>>> >>>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >>>> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> >> >> [snip] >> >>> Any further comments to this? If not, could this be applied? >> >> Sorry for the delay. >> >> This looks good; I have queued it up. >> >> It should appear in the next (and devel) branches of my renesas tree soon. >> And in linux-next whenever it includes my updated next branch. > > So you not only dropped the (controversial) timing related properties, but > in addition: > > + cache-unified; > + cache-level = <2>; > > At least the "cache-level" property is marked as required in ePAPR. > For "cache-unified", the wording is not that strict in ePAPR, but that property > depends on being a unified cache in the first place. > > So I think these two properties should be re-added. If I remember correctly, first, these entries are not used at all on ARMv8. And second, I think it was mentioned that we therefore want to drop them: http://lists.infradead.org/pipermail/linux-arm-kernel/2015-December/394936.html https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/Documentation/devicetree/bindings/arm/l2c2x0.txt?id=0bed4b7aa02c06e05121875dc443295d55b9d91d Best regards Dirk ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-08 8:54 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-08 8:54 UTC (permalink / raw) To: Geert Uytterhoeven, Dirk Behme Cc: Simon Horman, Geert Uytterhoeven, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA On 08.02.2016 09:42, Geert Uytterhoeven wrote: > Hi Dirk, > > On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org> wrote: >> On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >>> On 16.01.2016 15:17, Dirk Behme wrote: >>>> From: Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org> >>>> >>>> Add device nodes for the L2 caches, and link the CPU node to its L2 >>>> cache node. >>>> >>>> The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >>>> 128 KiB x 16 ways). >>>> >>>> Signed-off-by: Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org> >>>> Signed-off-by: Dirk Behme <dirk.behme-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> >> >> [snip] >> >>> Any further comments to this? If not, could this be applied? >> >> Sorry for the delay. >> >> This looks good; I have queued it up. >> >> It should appear in the next (and devel) branches of my renesas tree soon. >> And in linux-next whenever it includes my updated next branch. > > So you not only dropped the (controversial) timing related properties, but > in addition: > > + cache-unified; > + cache-level = <2>; > > At least the "cache-level" property is marked as required in ePAPR. > For "cache-unified", the wording is not that strict in ePAPR, but that property > depends on being a unified cache in the first place. > > So I think these two properties should be re-added. If I remember correctly, first, these entries are not used at all on ARMv8. And second, I think it was mentioned that we therefore want to drop them: http://lists.infradead.org/pipermail/linux-arm-kernel/2015-December/394936.html https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/Documentation/devicetree/bindings/arm/l2c2x0.txt?id=0bed4b7aa02c06e05121875dc443295d55b9d91d Best regards Dirk -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-08 8:54 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-08 8:54 UTC (permalink / raw) To: linux-arm-kernel On 08.02.2016 09:42, Geert Uytterhoeven wrote: > Hi Dirk, > > On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: >> On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >>> On 16.01.2016 15:17, Dirk Behme wrote: >>>> From: Geert Uytterhoeven <geert+renesas@glider.be> >>>> >>>> Add device nodes for the L2 caches, and link the CPU node to its L2 >>>> cache node. >>>> >>>> The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >>>> 128 KiB x 16 ways). >>>> >>>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >>>> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> >> >> [snip] >> >>> Any further comments to this? If not, could this be applied? >> >> Sorry for the delay. >> >> This looks good; I have queued it up. >> >> It should appear in the next (and devel) branches of my renesas tree soon. >> And in linux-next whenever it includes my updated next branch. > > So you not only dropped the (controversial) timing related properties, but > in addition: > > + cache-unified; > + cache-level = <2>; > > At least the "cache-level" property is marked as required in ePAPR. > For "cache-unified", the wording is not that strict in ePAPR, but that property > depends on being a unified cache in the first place. > > So I think these two properties should be re-added. If I remember correctly, first, these entries are not used at all on ARMv8. And second, I think it was mentioned that we therefore want to drop them: http://lists.infradead.org/pipermail/linux-arm-kernel/2015-December/394936.html https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/Documentation/devicetree/bindings/arm/l2c2x0.txt?id=0bed4b7aa02c06e05121875dc443295d55b9d91d Best regards Dirk ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes 2016-02-08 8:54 ` Dirk Behme @ 2016-02-08 9:01 ` Geert Uytterhoeven -1 siblings, 0 replies; 19+ messages in thread From: Geert Uytterhoeven @ 2016-02-08 9:01 UTC (permalink / raw) To: Dirk Behme Cc: Dirk Behme, Simon Horman, Geert Uytterhoeven, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-renesas-soc, Sudeep Holla Hi Dirk, On Mon, Feb 8, 2016 at 9:54 AM, Dirk Behme <dirk.behme@de.bosch.com> wrote: > On 08.02.2016 09:42, Geert Uytterhoeven wrote: >> On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: >>> On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >>>> On 16.01.2016 15:17, Dirk Behme wrote: >>>>> From: Geert Uytterhoeven <geert+renesas@glider.be> >>>>> >>>>> Add device nodes for the L2 caches, and link the CPU node to its L2 >>>>> cache node. >>>>> >>>>> The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >>>>> 128 KiB x 16 ways). >>>>> >>>>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >>>>> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> >>> >>> [snip] >>> >>>> Any further comments to this? If not, could this be applied? >>> >>> Sorry for the delay. >>> >>> This looks good; I have queued it up. >>> >>> It should appear in the next (and devel) branches of my renesas tree >>> soon. >>> And in linux-next whenever it includes my updated next branch. >> >> So you not only dropped the (controversial) timing related properties, but >> in addition: >> >> + cache-unified; >> + cache-level = <2>; >> >> At least the "cache-level" property is marked as required in ePAPR. >> For "cache-unified", the wording is not that strict in ePAPR, but that >> property >> depends on being a unified cache in the first place. >> >> So I think these two properties should be re-added. > > If I remember correctly, first, these entries are not used at all on ARMv8. > And second, I think it was mentioned that we therefore want to drop them: > > http://lists.infradead.org/pipermail/linux-arm-kernel/2015-December/394936.html > > https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/Documentation/devicetree/bindings/arm/l2c2x0.txt?id=0bed4b7aa02c06e05121875dc443295d55b9d91d I believe the discussion was only about the latency properties, which are documented in the l2c2x0 DT bindings, and deemed to not apply here (CC Sudeep). The DT bindings documented in ePAPR are generic, and apply to all hardware, unless extended or overridden by more-specific DT bindings. Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds ^ permalink raw reply [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-08 9:01 ` Geert Uytterhoeven 0 siblings, 0 replies; 19+ messages in thread From: Geert Uytterhoeven @ 2016-02-08 9:01 UTC (permalink / raw) To: linux-arm-kernel Hi Dirk, On Mon, Feb 8, 2016 at 9:54 AM, Dirk Behme <dirk.behme@de.bosch.com> wrote: > On 08.02.2016 09:42, Geert Uytterhoeven wrote: >> On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: >>> On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >>>> On 16.01.2016 15:17, Dirk Behme wrote: >>>>> From: Geert Uytterhoeven <geert+renesas@glider.be> >>>>> >>>>> Add device nodes for the L2 caches, and link the CPU node to its L2 >>>>> cache node. >>>>> >>>>> The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >>>>> 128 KiB x 16 ways). >>>>> >>>>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >>>>> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> >>> >>> [snip] >>> >>>> Any further comments to this? If not, could this be applied? >>> >>> Sorry for the delay. >>> >>> This looks good; I have queued it up. >>> >>> It should appear in the next (and devel) branches of my renesas tree >>> soon. >>> And in linux-next whenever it includes my updated next branch. >> >> So you not only dropped the (controversial) timing related properties, but >> in addition: >> >> + cache-unified; >> + cache-level = <2>; >> >> At least the "cache-level" property is marked as required in ePAPR. >> For "cache-unified", the wording is not that strict in ePAPR, but that >> property >> depends on being a unified cache in the first place. >> >> So I think these two properties should be re-added. > > If I remember correctly, first, these entries are not used at all on ARMv8. > And second, I think it was mentioned that we therefore want to drop them: > > http://lists.infradead.org/pipermail/linux-arm-kernel/2015-December/394936.html > > https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/Documentation/devicetree/bindings/arm/l2c2x0.txt?id=0bed4b7aa02c06e05121875dc443295d55b9d91d I believe the discussion was only about the latency properties, which are documented in the l2c2x0 DT bindings, and deemed to not apply here (CC Sudeep). The DT bindings documented in ePAPR are generic, and apply to all hardware, unless extended or overridden by more-specific DT bindings. Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert at linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds ^ permalink raw reply [flat|nested] 19+ messages in thread
* Re: [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes 2016-02-08 9:01 ` Geert Uytterhoeven @ 2016-02-08 17:08 ` Dirk Behme -1 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-08 17:08 UTC (permalink / raw) To: Geert Uytterhoeven Cc: Dirk Behme, Simon Horman, Geert Uytterhoeven, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-renesas-soc, Sudeep Holla Hi Geert, On 08.02.2016 10:01, Geert Uytterhoeven wrote: > Hi Dirk, > > On Mon, Feb 8, 2016 at 9:54 AM, Dirk Behme <dirk.behme@de.bosch.com> wrote: >> On 08.02.2016 09:42, Geert Uytterhoeven wrote: >>> On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: >>>> On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >>>>> On 16.01.2016 15:17, Dirk Behme wrote: >>>>>> From: Geert Uytterhoeven <geert+renesas@glider.be> >>>>>> >>>>>> Add device nodes for the L2 caches, and link the CPU node to its L2 >>>>>> cache node. >>>>>> >>>>>> The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >>>>>> 128 KiB x 16 ways). >>>>>> >>>>>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >>>>>> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> >>>> >>>> [snip] >>>> >>>>> Any further comments to this? If not, could this be applied? >>>> >>>> Sorry for the delay. >>>> >>>> This looks good; I have queued it up. >>>> >>>> It should appear in the next (and devel) branches of my renesas tree >>>> soon. >>>> And in linux-next whenever it includes my updated next branch. >>> >>> So you not only dropped the (controversial) timing related properties, but >>> in addition: >>> >>> + cache-unified; >>> + cache-level = <2>; >>> >>> At least the "cache-level" property is marked as required in ePAPR. >>> For "cache-unified", the wording is not that strict in ePAPR, but that >>> property >>> depends on being a unified cache in the first place. >>> >>> So I think these two properties should be re-added. >> >> If I remember correctly, first, these entries are not used at all on ARMv8. >> And second, I think it was mentioned that we therefore want to drop them: >> >> http://lists.infradead.org/pipermail/linux-arm-kernel/2015-December/394936.html >> >> https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/Documentation/devicetree/bindings/arm/l2c2x0.txt?id=0bed4b7aa02c06e05121875dc443295d55b9d91d > > I believe the discussion was only about the latency properties, which are > documented in the l2c2x0 DT bindings, and deemed to not apply here Hmm, the two bindings cache-unified and cache-level are documented in bindings/arm/l2c2x0.txt, too. > The DT bindings documented in ePAPR are generic, and apply to all hardware, > unless extended or overridden by more-specific DT bindings. I still can't see the benefit of adding entries to the device tree which are not used at all (and most probably don't make sense on that platform). But if anybody has a different opinion and maybe good arguments for it, that would be fine, too :) Best regards Dirk ^ permalink raw reply [flat|nested] 19+ messages in thread
* [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes @ 2016-02-08 17:08 ` Dirk Behme 0 siblings, 0 replies; 19+ messages in thread From: Dirk Behme @ 2016-02-08 17:08 UTC (permalink / raw) To: linux-arm-kernel Hi Geert, On 08.02.2016 10:01, Geert Uytterhoeven wrote: > Hi Dirk, > > On Mon, Feb 8, 2016 at 9:54 AM, Dirk Behme <dirk.behme@de.bosch.com> wrote: >> On 08.02.2016 09:42, Geert Uytterhoeven wrote: >>> On Fri, Feb 5, 2016 at 10:57 AM, Simon Horman <horms@verge.net.au> wrote: >>>> On Wed, Feb 03, 2016 at 06:21:17PM +0100, Dirk Behme wrote: >>>>> On 16.01.2016 15:17, Dirk Behme wrote: >>>>>> From: Geert Uytterhoeven <geert+renesas@glider.be> >>>>>> >>>>>> Add device nodes for the L2 caches, and link the CPU node to its L2 >>>>>> cache node. >>>>>> >>>>>> The L2 cache for the Cortex-A57 CPU cores is 2 MiB large (organized as >>>>>> 128 KiB x 16 ways). >>>>>> >>>>>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> >>>>>> Signed-off-by: Dirk Behme <dirk.behme@gmail.com> >>>> >>>> [snip] >>>> >>>>> Any further comments to this? If not, could this be applied? >>>> >>>> Sorry for the delay. >>>> >>>> This looks good; I have queued it up. >>>> >>>> It should appear in the next (and devel) branches of my renesas tree >>>> soon. >>>> And in linux-next whenever it includes my updated next branch. >>> >>> So you not only dropped the (controversial) timing related properties, but >>> in addition: >>> >>> + cache-unified; >>> + cache-level = <2>; >>> >>> At least the "cache-level" property is marked as required in ePAPR. >>> For "cache-unified", the wording is not that strict in ePAPR, but that >>> property >>> depends on being a unified cache in the first place. >>> >>> So I think these two properties should be re-added. >> >> If I remember correctly, first, these entries are not used at all on ARMv8. >> And second, I think it was mentioned that we therefore want to drop them: >> >> http://lists.infradead.org/pipermail/linux-arm-kernel/2015-December/394936.html >> >> https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/Documentation/devicetree/bindings/arm/l2c2x0.txt?id=0bed4b7aa02c06e05121875dc443295d55b9d91d > > I believe the discussion was only about the latency properties, which are > documented in the l2c2x0 DT bindings, and deemed to not apply here Hmm, the two bindings cache-unified and cache-level are documented in bindings/arm/l2c2x0.txt, too. > The DT bindings documented in ePAPR are generic, and apply to all hardware, > unless extended or overridden by more-specific DT bindings. I still can't see the benefit of adding entries to the device tree which are not used at all (and most probably don't make sense on that platform). But if anybody has a different opinion and maybe good arguments for it, that would be fine, too :) Best regards Dirk ^ permalink raw reply [flat|nested] 19+ messages in thread
end of thread, other threads:[~2016-02-08 17:08 UTC | newest] Thread overview: 19+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2016-01-16 14:17 [PATCH v2] arm64: dts: r8a7795: Add L2 cache-controller nodes Dirk Behme 2016-01-16 14:17 ` Dirk Behme 2016-01-16 14:17 ` Dirk Behme 2016-02-03 17:21 ` Dirk Behme 2016-02-03 17:21 ` Dirk Behme 2016-02-03 17:21 ` Dirk Behme 2016-02-05 9:57 ` Simon Horman 2016-02-05 9:57 ` Simon Horman 2016-02-05 9:57 ` Simon Horman 2016-02-05 9:57 ` Simon Horman 2016-02-08 8:42 ` Geert Uytterhoeven 2016-02-08 8:42 ` Geert Uytterhoeven 2016-02-08 8:54 ` Dirk Behme 2016-02-08 8:54 ` Dirk Behme 2016-02-08 8:54 ` Dirk Behme 2016-02-08 9:01 ` Geert Uytterhoeven 2016-02-08 9:01 ` Geert Uytterhoeven 2016-02-08 17:08 ` Dirk Behme 2016-02-08 17:08 ` Dirk Behme
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.