From: Sergey Fedorov <serge.fdrv@gmail.com>
To: Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, patches@linaro.org
Subject: Re: [Qemu-arm] [PATCH 1/3] target-arm: Correct misleading 'is_thumb' syn_* parameter names
Date: Sat, 6 Feb 2016 21:25:06 +0300 [thread overview]
Message-ID: <56B63A82.6060508@gmail.com> (raw)
In-Reply-To: <1454683067-16001-2-git-send-email-peter.maydell@linaro.org>
On 05.02.2016 17:37, Peter Maydell wrote:
> In syndrome register values, the IL bit indicates the instruction
> length, and is 1 for 4-byte instructions and 0 for 2-byte
> instructions. All A64 and A32 instructions are 4-byte, but
> Thumb instructions may be either 2 or 4 bytes long. Unfortunately
> we named the parameter to the syn_* functions for constructing
> syndromes "is_thumb", which falsely implies that it should be
> set for all Thumb instructions, rather than only the 16-bit ones.
> Fix the functions to name the parameter 'is_16bit' instead.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Sergey Fedorov <serge.fdrv@gmail.com>
> ---
> target-arm/internals.h | 28 ++++++++++++++--------------
> 1 file changed, 14 insertions(+), 14 deletions(-)
>
> diff --git a/target-arm/internals.h b/target-arm/internals.h
> index d226bbe..a648c1e 100644
> --- a/target-arm/internals.h
> +++ b/target-arm/internals.h
> @@ -270,10 +270,10 @@ static inline uint32_t syn_aa64_smc(uint32_t imm16)
> return (EC_AA64_SMC << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
> }
>
> -static inline uint32_t syn_aa32_svc(uint32_t imm16, bool is_thumb)
> +static inline uint32_t syn_aa32_svc(uint32_t imm16, bool is_16bit)
> {
> return (EC_AA32_SVC << ARM_EL_EC_SHIFT) | (imm16 & 0xffff)
> - | (is_thumb ? 0 : ARM_EL_IL);
> + | (is_16bit ? 0 : ARM_EL_IL);
> }
>
> static inline uint32_t syn_aa32_hvc(uint32_t imm16)
> @@ -291,10 +291,10 @@ static inline uint32_t syn_aa64_bkpt(uint32_t imm16)
> return (EC_AA64_BKPT << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
> }
>
> -static inline uint32_t syn_aa32_bkpt(uint32_t imm16, bool is_thumb)
> +static inline uint32_t syn_aa32_bkpt(uint32_t imm16, bool is_16bit)
> {
> return (EC_AA32_BKPT << ARM_EL_EC_SHIFT) | (imm16 & 0xffff)
> - | (is_thumb ? 0 : ARM_EL_IL);
> + | (is_16bit ? 0 : ARM_EL_IL);
> }
>
> static inline uint32_t syn_aa64_sysregtrap(int op0, int op1, int op2,
> @@ -308,48 +308,48 @@ static inline uint32_t syn_aa64_sysregtrap(int op0, int op1, int op2,
>
> static inline uint32_t syn_cp14_rt_trap(int cv, int cond, int opc1, int opc2,
> int crn, int crm, int rt, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP14RTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14)
> | (crn << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> static inline uint32_t syn_cp15_rt_trap(int cv, int cond, int opc1, int opc2,
> int crn, int crm, int rt, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP15RTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14)
> | (crn << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> static inline uint32_t syn_cp14_rrt_trap(int cv, int cond, int opc1, int crm,
> int rt, int rt2, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP14RRTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc1 << 16)
> | (rt2 << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> static inline uint32_t syn_cp15_rrt_trap(int cv, int cond, int opc1, int crm,
> int rt, int rt2, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP15RRTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc1 << 16)
> | (rt2 << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> -static inline uint32_t syn_fp_access_trap(int cv, int cond, bool is_thumb)
> +static inline uint32_t syn_fp_access_trap(int cv, int cond, bool is_16bit)
> {
> return (EC_ADVSIMDFPACCESSTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20);
> }
>
WARNING: multiple messages have this Message-ID (diff)
From: Sergey Fedorov <serge.fdrv@gmail.com>
To: Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, patches@linaro.org
Subject: Re: [Qemu-devel] [Qemu-arm] [PATCH 1/3] target-arm: Correct misleading 'is_thumb' syn_* parameter names
Date: Sat, 6 Feb 2016 21:25:06 +0300 [thread overview]
Message-ID: <56B63A82.6060508@gmail.com> (raw)
In-Reply-To: <1454683067-16001-2-git-send-email-peter.maydell@linaro.org>
On 05.02.2016 17:37, Peter Maydell wrote:
> In syndrome register values, the IL bit indicates the instruction
> length, and is 1 for 4-byte instructions and 0 for 2-byte
> instructions. All A64 and A32 instructions are 4-byte, but
> Thumb instructions may be either 2 or 4 bytes long. Unfortunately
> we named the parameter to the syn_* functions for constructing
> syndromes "is_thumb", which falsely implies that it should be
> set for all Thumb instructions, rather than only the 16-bit ones.
> Fix the functions to name the parameter 'is_16bit' instead.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Sergey Fedorov <serge.fdrv@gmail.com>
> ---
> target-arm/internals.h | 28 ++++++++++++++--------------
> 1 file changed, 14 insertions(+), 14 deletions(-)
>
> diff --git a/target-arm/internals.h b/target-arm/internals.h
> index d226bbe..a648c1e 100644
> --- a/target-arm/internals.h
> +++ b/target-arm/internals.h
> @@ -270,10 +270,10 @@ static inline uint32_t syn_aa64_smc(uint32_t imm16)
> return (EC_AA64_SMC << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
> }
>
> -static inline uint32_t syn_aa32_svc(uint32_t imm16, bool is_thumb)
> +static inline uint32_t syn_aa32_svc(uint32_t imm16, bool is_16bit)
> {
> return (EC_AA32_SVC << ARM_EL_EC_SHIFT) | (imm16 & 0xffff)
> - | (is_thumb ? 0 : ARM_EL_IL);
> + | (is_16bit ? 0 : ARM_EL_IL);
> }
>
> static inline uint32_t syn_aa32_hvc(uint32_t imm16)
> @@ -291,10 +291,10 @@ static inline uint32_t syn_aa64_bkpt(uint32_t imm16)
> return (EC_AA64_BKPT << ARM_EL_EC_SHIFT) | ARM_EL_IL | (imm16 & 0xffff);
> }
>
> -static inline uint32_t syn_aa32_bkpt(uint32_t imm16, bool is_thumb)
> +static inline uint32_t syn_aa32_bkpt(uint32_t imm16, bool is_16bit)
> {
> return (EC_AA32_BKPT << ARM_EL_EC_SHIFT) | (imm16 & 0xffff)
> - | (is_thumb ? 0 : ARM_EL_IL);
> + | (is_16bit ? 0 : ARM_EL_IL);
> }
>
> static inline uint32_t syn_aa64_sysregtrap(int op0, int op1, int op2,
> @@ -308,48 +308,48 @@ static inline uint32_t syn_aa64_sysregtrap(int op0, int op1, int op2,
>
> static inline uint32_t syn_cp14_rt_trap(int cv, int cond, int opc1, int opc2,
> int crn, int crm, int rt, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP14RTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14)
> | (crn << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> static inline uint32_t syn_cp15_rt_trap(int cv, int cond, int opc1, int opc2,
> int crn, int crm, int rt, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP15RTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14)
> | (crn << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> static inline uint32_t syn_cp14_rrt_trap(int cv, int cond, int opc1, int crm,
> int rt, int rt2, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP14RRTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc1 << 16)
> | (rt2 << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> static inline uint32_t syn_cp15_rrt_trap(int cv, int cond, int opc1, int crm,
> int rt, int rt2, int isread,
> - bool is_thumb)
> + bool is_16bit)
> {
> return (EC_CP15RRTTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20) | (opc1 << 16)
> | (rt2 << 10) | (rt << 5) | (crm << 1) | isread;
> }
>
> -static inline uint32_t syn_fp_access_trap(int cv, int cond, bool is_thumb)
> +static inline uint32_t syn_fp_access_trap(int cv, int cond, bool is_16bit)
> {
> return (EC_ADVSIMDFPACCESSTRAP << ARM_EL_EC_SHIFT)
> - | (is_thumb ? 0 : ARM_EL_IL)
> + | (is_16bit ? 0 : ARM_EL_IL)
> | (cv << 24) | (cond << 20);
> }
>
next prev parent reply other threads:[~2016-02-06 18:25 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-05 14:37 [Qemu-arm] [PATCH 0/3] target-arm: Fix IL in syndromes for FP and copro traps Peter Maydell
2016-02-05 14:37 ` [Qemu-devel] " Peter Maydell
2016-02-05 14:37 ` [Qemu-arm] [PATCH 1/3] target-arm: Correct misleading 'is_thumb' syn_* parameter names Peter Maydell
2016-02-05 14:37 ` [Qemu-devel] " Peter Maydell
2016-02-06 18:25 ` Sergey Fedorov [this message]
2016-02-06 18:25 ` [Qemu-devel] [Qemu-arm] " Sergey Fedorov
2016-02-05 14:37 ` [Qemu-devel] [PATCH 2/3] target-arm: Fix IL bit reported for Thumb coprocessor traps Peter Maydell
2016-02-06 18:24 ` [Qemu-arm] " Sergey Fedorov
2016-02-06 18:24 ` Sergey Fedorov
2016-02-05 14:37 ` [Qemu-devel] [PATCH 3/3] target-arm: Fix IL bit reported for Thumb VFP and Neon traps Peter Maydell
2016-02-06 18:25 ` [Qemu-arm] " Sergey Fedorov
2016-02-06 18:25 ` Sergey Fedorov
2016-02-08 13:17 ` [Qemu-devel] [Qemu-arm] [PATCH 0/3] target-arm: Fix IL in syndromes for FP and copro traps Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=56B63A82.6060508@gmail.com \
--to=serge.fdrv@gmail.com \
--cc=patches@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.