From: Jani Nikula <jani.nikula@linux.intel.com>
To: Suraj Kandpal <suraj.kandpal@intel.com>, intel-gfx@lists.freedesktop.org
Cc: chaitanya.kumar.borah@intel.com, uma.shankar@intel.com,
ankit.k.nautiyal@intel.com, dnyaneshwar.bhadane@intel.com,
Suraj Kandpal <suraj.kandpal@intel.com>
Subject: Re: [PATCH 2/2] drm/i915/pps: Disable DPLS_GATING around pps sequence
Date: Tue, 16 Apr 2024 10:41:46 +0300 [thread overview]
Message-ID: <871q7521qd.fsf@intel.com> (raw)
In-Reply-To: <20240416072733.624048-4-suraj.kandpal@intel.com>
On Tue, 16 Apr 2024, Suraj Kandpal <suraj.kandpal@intel.com> wrote:
> Disable bit 29 of SCLKGATE_DIS register around pps sequence
> when we turn panel power on.
Add blank line here.
> WA: 16023567976
> Bspec: 49304
>
Remove blank line here.
> Signed-off-by: Suraj Kandpal <suraj.kandpal@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_pps.c | 12 ++++++++++++
> 1 file changed, 12 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_pps.c b/drivers/gpu/drm/i915/display/intel_pps.c
> index 3078dfac7817..a912e712ca63 100644
> --- a/drivers/gpu/drm/i915/display/intel_pps.c
> +++ b/drivers/gpu/drm/i915/display/intel_pps.c
> @@ -919,6 +919,7 @@ void intel_pps_on_unlocked(struct intel_dp *intel_dp)
> struct drm_i915_private *dev_priv = dp_to_i915(intel_dp);
> u32 pp;
> i915_reg_t pp_ctrl_reg;
> + int dis_ver = DISPLAY_VER(dev_priv);
Please don't do this. You don't see this done *anywhere* in the driver.
>
> lockdep_assert_held(&dev_priv->display.pps.mutex);
>
> @@ -948,6 +949,13 @@ void intel_pps_on_unlocked(struct intel_dp *intel_dp)
> intel_de_posting_read(dev_priv, pp_ctrl_reg);
> }
>
> + /* WA: 16023567976
For multiline comments please don't add anything after /*.
> + * Disable DPLS gating around power sequence.
> + */
> + if (dis_ver >= 12 && dis_ver <= 14)
See IS_DISPLAY_VER().
> + intel_de_rmw(dev_priv, SCLKGATE_DIS,
> + DPLS_GATING_DISABLE, 1);
> +
> pp |= PANEL_POWER_ON;
> if (!IS_IRONLAKE(dev_priv))
> pp |= PANEL_POWER_RESET;
> @@ -958,6 +966,10 @@ void intel_pps_on_unlocked(struct intel_dp *intel_dp)
> wait_panel_on(intel_dp);
> intel_dp->pps.last_power_on = jiffies;
>
> + if (dis_ver >= 12 && dis_ver <= 14)
See IS_DISPLAY_VER().
> + intel_de_rmw(dev_priv, SCLKGATE_DIS,
> + DPLS_GATING_DISABLE, 0);
> +
> if (IS_IRONLAKE(dev_priv)) {
> pp |= PANEL_POWER_RESET; /* restore panel reset bit */
> intel_de_write(dev_priv, pp_ctrl_reg, pp);
--
Jani Nikula, Intel
next prev parent reply other threads:[~2024-04-16 7:41 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-04-16 7:27 [PATCH 0/2] Disable DPLS Gating around PPS Suraj Kandpal
2024-04-16 7:27 ` [PATCH 1/2] drm/i915: Add SCLKGATE_DIS register definition Suraj Kandpal
2024-04-16 7:38 ` Jani Nikula
2024-04-16 7:40 ` Kandpal, Suraj
2024-04-16 12:54 ` Ville Syrjälä
2024-04-17 5:00 ` Kandpal, Suraj
2024-04-16 7:27 ` [PATCH 2/2] drm/i915/pps: Disable DPLS_GATING around pps sequence Suraj Kandpal
2024-04-16 7:41 ` Jani Nikula [this message]
2024-04-16 7:57 ` Bhadane, Dnyaneshwar
2024-04-16 8:15 ` ✗ Fi.CI.SPARSE: warning for Disable DPLS Gating around PPS Patchwork
2024-04-16 8:22 ` ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=871q7521qd.fsf@intel.com \
--to=jani.nikula@linux.intel.com \
--cc=ankit.k.nautiyal@intel.com \
--cc=chaitanya.kumar.borah@intel.com \
--cc=dnyaneshwar.bhadane@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=suraj.kandpal@intel.com \
--cc=uma.shankar@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.