From: Volodymyr Babchuk <Volodymyr_Babchuk@epam.com>
To: Leonid Komarianskyi <Leonid_Komarianskyi@epam.com>
Cc: "xen-devel@lists.xenproject.org" <xen-devel@lists.xenproject.org>,
Stefano Stabellini <sstabellini@kernel.org>,
Julien Grall <julien@xen.org>,
Bertrand Marquis <bertrand.marquis@arm.com>,
Michal Orzel <michal.orzel@amd.com>
Subject: Re: [PATCH v2 07/10] xen/arm: gicv3: modify ICH_LR_PHYSICAL_MASK to allow eSPI processing
Date: Thu, 21 Aug 2025 16:27:26 +0000 [thread overview]
Message-ID: <87349kej2q.fsf@epam.com> (raw)
In-Reply-To: <c712d9187bb0a19ded1a8b28d2f9ba93815708a9.1754568795.git.leonid_komarianskyi@epam.com> (Leonid Komarianskyi's message of "Thu, 7 Aug 2025 12:33:32 +0000")
Hi Leonid,
Leonid Komarianskyi <Leonid_Komarianskyi@epam.com> writes:
> To properly deactivate guest interrupts and allow them to be retriggered
> after the initial trigger, the LR needs to be updated. The current
> implementation ignores interrupts outside the range specified by the mask
> 0x3FF, which only covers IRQ numbers up to 1023. To enable processing of
> eSPI interrupts, this patch updates the mask to 0x13FF.
I am not sure how this supposed to work. According to the arch
specification, pINTID field in ICH_LR<n>_EL2 is only 12 bits wide.
--
WBR, Volodymyr
next prev parent reply other threads:[~2025-08-21 16:27 UTC|newest]
Thread overview: 55+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-07 12:33 [PATCH v2 00/10] Introduce eSPI support Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 01/10] xen/arm: gicv3: refactor obtaining GIC addresses for common operations Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 02/10] xen/arm: gic: implement helper functions for INTID checks Leonid Komarianskyi
2025-08-21 15:39 ` Volodymyr Babchuk
2025-08-21 16:24 ` Julien Grall
2025-08-22 7:30 ` Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 03/10] xen/arm: vgic: implement helper functions for virq checks Leonid Komarianskyi
2025-08-21 15:46 ` Volodymyr Babchuk
2025-08-22 7:55 ` Leonid Komarianskyi
2025-08-22 12:28 ` Volodymyr Babchuk
2025-08-22 15:08 ` Leonid Komarianskyi
2025-08-23 12:29 ` Oleksandr Tyshchenko
2025-08-24 18:08 ` Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 04/10] xen/arm/irq: add handling for IRQs in the eSPI range Leonid Komarianskyi
2025-08-21 15:59 ` Volodymyr Babchuk
2025-08-21 16:46 ` Julien Grall
2025-08-21 16:59 ` Volodymyr Babchuk
2025-08-21 17:13 ` Julien Grall
2025-08-21 17:38 ` Volodymyr Babchuk
2025-08-22 12:41 ` Leonid Komarianskyi
2025-08-22 12:59 ` Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 05/10] xen/arm: gicv3: implement handling of GICv3.1 eSPI Leonid Komarianskyi
2025-08-21 16:16 ` Volodymyr Babchuk
2025-08-22 14:39 ` Leonid Komarianskyi
2025-08-23 14:23 ` Oleksandr Tyshchenko
2025-08-24 18:17 ` Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 06/10] xen/arm/irq: allow eSPI processing in the do_IRQ function Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 07/10] xen/arm: gicv3: modify ICH_LR_PHYSICAL_MASK to allow eSPI processing Leonid Komarianskyi
2025-08-21 16:27 ` Volodymyr Babchuk [this message]
2025-08-22 6:56 ` Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 08/10] xen/arm: vgic: add resource management for extended SPIs Leonid Komarianskyi
2025-08-21 16:43 ` Volodymyr Babchuk
2025-08-22 8:27 ` Leonid Komarianskyi
2025-08-23 14:39 ` Oleksandr Tyshchenko
2025-08-24 18:28 ` Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 09/10] xen/arm: domain_build: adjust Dom0 IRQ handling to support eSPIs Leonid Komarianskyi
2025-08-21 16:46 ` Volodymyr Babchuk
2025-08-22 7:08 ` Leonid Komarianskyi
2025-08-22 12:26 ` Volodymyr Babchuk
2025-08-22 15:03 ` Leonid Komarianskyi
2025-08-23 13:02 ` Oleksandr Tyshchenko
2025-08-24 18:47 ` Leonid Komarianskyi
2025-08-07 12:33 ` [PATCH v2 10/10] xen/arm: vgic-v3: add emulation of GICv3.1 eSPI registers Leonid Komarianskyi
2025-08-21 16:17 ` Oleksandr Tyshchenko
2025-08-22 10:47 ` Leonid Komarianskyi
2025-08-21 17:26 ` Volodymyr Babchuk
2025-08-22 10:00 ` Leonid Komarianskyi
2025-08-25 14:07 ` Leonid Komarianskyi
2025-08-21 16:00 ` [PATCH v2 01/10] xen/arm: gicv3: refactor obtaining GIC addresses for common operations Volodymyr Babchuk
2025-08-21 16:14 ` Julien Grall
2025-08-22 9:09 ` Leonid Komarianskyi
2025-08-22 9:38 ` Julien Grall
2025-08-22 10:09 ` Leonid Komarianskyi
2025-08-24 17:21 ` [PATCH v2 00/10] Introduce eSPI support Oleksandr Tyshchenko
2025-08-24 18:58 ` Leonid Komarianskyi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87349kej2q.fsf@epam.com \
--to=volodymyr_babchuk@epam.com \
--cc=Leonid_Komarianskyi@epam.com \
--cc=bertrand.marquis@arm.com \
--cc=julien@xen.org \
--cc=michal.orzel@amd.com \
--cc=sstabellini@kernel.org \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.