All of lore.kernel.org
 help / color / mirror / Atom feed
From: gregory.clement@free-electrons.com (Gregory CLEMENT)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 0/3] ARM: mvebu: dts: updates to enable EDAC
Date: Thu, 11 Jan 2018 10:14:22 +0100	[thread overview]
Message-ID: <87a7xk7o5t.fsf@free-electrons.com> (raw)
In-Reply-To: <20180111015903.11322-1-chris.packham@alliedtelesis.co.nz> (Chris Packham's message of "Thu, 11 Jan 2018 14:59:00 +1300")

Hi Chris,
 
 On jeu., janv. 11 2018, Chris Packham <chris.packham@alliedtelesis.co.nz> wrote:

> I've split this off from my earlier series[1] this is just the dts changes that
> will enable support for the EDAC series when it lands.
>
> The Armada 38x as well as the 98dx3236 and similar switch chips with integrated
> CPUs use the same SDRAM controller block as the Armada XP. The key difference
> is the width of the DDR interface.
>
> [1] - https://marc.info/?l=linux-kernel&m=151545124505964&w=2

The series is looks good now. For patch 1 I still wait for that
the "marvell,,ecc-enable" property was accepted before merging it.

So I can either wait for that it was accepted before applying the series,
or just applying patch 2 and 3 for now, as you want.

Thanks,

Gregory


>
> Changes in v2:
> - update commit message
> - add labels to dts
>
> Chris Packham (3):
>   ARM: dts: armada-xp: enable L2 cache parity and ecc on db-xc3-24g4xg
>   ARM: dts: armada-xp: add label to sdram-controller node
>   ARM: dts: mvebu: add sdram controller node to Armada-38x
>
>  arch/arm/boot/dts/armada-38x.dtsi             | 5 +++++
>  arch/arm/boot/dts/armada-xp-98dx3236.dtsi     | 2 +-
>  arch/arm/boot/dts/armada-xp-db-xc3-24g4xg.dts | 5 +++++
>  arch/arm/boot/dts/armada-xp.dtsi              | 2 +-
>  4 files changed, 12 insertions(+), 2 deletions(-)
>
> -- 
> 2.15.1
>

-- 
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com

WARNING: multiple messages have this Message-ID (diff)
From: Gregory CLEMENT <gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
To: Chris Packham
	<chris.packham-6g8wRflRTwXFdCa3tKVlE6U/zSkkHjvu@public.gmane.org>
Cc: robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
	linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
	andrew-g2DYL2Zd6BY@public.gmane.org,
	jason-NLaQJdtUoK4Be96aLqz0jA@public.gmane.org,
	sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org,
	linux-I+IVW8TIWO2tmTQ+vhA3Yw@public.gmane.org,
	devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: Re: [PATCH v2 0/3] ARM: mvebu: dts: updates to enable EDAC
Date: Thu, 11 Jan 2018 10:14:22 +0100	[thread overview]
Message-ID: <87a7xk7o5t.fsf@free-electrons.com> (raw)
In-Reply-To: <20180111015903.11322-1-chris.packham-6g8wRflRTwXFdCa3tKVlE6U/zSkkHjvu@public.gmane.org> (Chris Packham's message of "Thu, 11 Jan 2018 14:59:00 +1300")

Hi Chris,
 
 On jeu., janv. 11 2018, Chris Packham <chris.packham-6g8wRflRTwXFdCa3tKVlE6U/zSkkHjvu@public.gmane.org> wrote:

> I've split this off from my earlier series[1] this is just the dts changes that
> will enable support for the EDAC series when it lands.
>
> The Armada 38x as well as the 98dx3236 and similar switch chips with integrated
> CPUs use the same SDRAM controller block as the Armada XP. The key difference
> is the width of the DDR interface.
>
> [1] - https://marc.info/?l=linux-kernel&m=151545124505964&w=2

The series is looks good now. For patch 1 I still wait for that
the "marvell,,ecc-enable" property was accepted before merging it.

So I can either wait for that it was accepted before applying the series,
or just applying patch 2 and 3 for now, as you want.

Thanks,

Gregory


>
> Changes in v2:
> - update commit message
> - add labels to dts
>
> Chris Packham (3):
>   ARM: dts: armada-xp: enable L2 cache parity and ecc on db-xc3-24g4xg
>   ARM: dts: armada-xp: add label to sdram-controller node
>   ARM: dts: mvebu: add sdram controller node to Armada-38x
>
>  arch/arm/boot/dts/armada-38x.dtsi             | 5 +++++
>  arch/arm/boot/dts/armada-xp-98dx3236.dtsi     | 2 +-
>  arch/arm/boot/dts/armada-xp-db-xc3-24g4xg.dts | 5 +++++
>  arch/arm/boot/dts/armada-xp.dtsi              | 2 +-
>  4 files changed, 12 insertions(+), 2 deletions(-)
>
> -- 
> 2.15.1
>

-- 
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

WARNING: multiple messages have this Message-ID (diff)
From: Gregory CLEMENT <gregory.clement@free-electrons.com>
To: Chris Packham <chris.packham@alliedtelesis.co.nz>
Cc: robh+dt@kernel.org, linux-arm-kernel@lists.infradead.org,
	andrew@lunn.ch, jason@lakedaemon.net,
	sebastian.hesselbarth@gmail.com, linux@armlinux.org.uk,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 0/3] ARM: mvebu: dts: updates to enable EDAC
Date: Thu, 11 Jan 2018 10:14:22 +0100	[thread overview]
Message-ID: <87a7xk7o5t.fsf@free-electrons.com> (raw)
In-Reply-To: <20180111015903.11322-1-chris.packham@alliedtelesis.co.nz> (Chris Packham's message of "Thu, 11 Jan 2018 14:59:00 +1300")

Hi Chris,
 
 On jeu., janv. 11 2018, Chris Packham <chris.packham@alliedtelesis.co.nz> wrote:

> I've split this off from my earlier series[1] this is just the dts changes that
> will enable support for the EDAC series when it lands.
>
> The Armada 38x as well as the 98dx3236 and similar switch chips with integrated
> CPUs use the same SDRAM controller block as the Armada XP. The key difference
> is the width of the DDR interface.
>
> [1] - https://marc.info/?l=linux-kernel&m=151545124505964&w=2

The series is looks good now. For patch 1 I still wait for that
the "marvell,,ecc-enable" property was accepted before merging it.

So I can either wait for that it was accepted before applying the series,
or just applying patch 2 and 3 for now, as you want.

Thanks,

Gregory


>
> Changes in v2:
> - update commit message
> - add labels to dts
>
> Chris Packham (3):
>   ARM: dts: armada-xp: enable L2 cache parity and ecc on db-xc3-24g4xg
>   ARM: dts: armada-xp: add label to sdram-controller node
>   ARM: dts: mvebu: add sdram controller node to Armada-38x
>
>  arch/arm/boot/dts/armada-38x.dtsi             | 5 +++++
>  arch/arm/boot/dts/armada-xp-98dx3236.dtsi     | 2 +-
>  arch/arm/boot/dts/armada-xp-db-xc3-24g4xg.dts | 5 +++++
>  arch/arm/boot/dts/armada-xp.dtsi              | 2 +-
>  4 files changed, 12 insertions(+), 2 deletions(-)
>
> -- 
> 2.15.1
>

-- 
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com

  parent reply	other threads:[~2018-01-11  9:14 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-01-11  1:59 [PATCH v2 0/3] ARM: mvebu: dts: updates to enable EDAC Chris Packham
2018-01-11  1:59 ` Chris Packham
2018-01-11  1:59 ` [PATCH v2 1/3] ARM: dts: armada-xp: enable L2 cache parity and ecc on db-xc3-24g4xg Chris Packham
2018-01-11  1:59   ` Chris Packham
2018-01-11  1:59 ` [PATCH v2 2/3] ARM: dts: armada-xp: add label to sdram-controller node Chris Packham
2018-01-11  1:59   ` Chris Packham
2018-01-11  1:59   ` Chris Packham
2018-01-11  1:59 ` [PATCH v2 3/3] ARM: dts: mvebu: add sdram controller node to Armada-38x Chris Packham
2018-01-11  1:59   ` Chris Packham
2018-01-11  1:59   ` Chris Packham
2018-01-11  9:14 ` Gregory CLEMENT [this message]
2018-01-11  9:14   ` [PATCH v2 0/3] ARM: mvebu: dts: updates to enable EDAC Gregory CLEMENT
2018-01-11  9:14   ` Gregory CLEMENT
2018-01-11 20:06   ` Chris Packham
2018-01-11 20:06     ` Chris Packham
2018-01-11 20:06     ` Chris Packham
2018-01-12 15:25     ` Gregory CLEMENT
2018-01-12 15:25       ` Gregory CLEMENT
2018-01-12 15:25       ` Gregory CLEMENT

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87a7xk7o5t.fsf@free-electrons.com \
    --to=gregory.clement@free-electrons.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.