From: "Alex Bennée" <alex.bennee@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org, patches@linaro.org,
Paolo Bonzini <pbonzini@redhat.com>,
Richard Henderson <rth@twiddle.net>
Subject: Re: [PATCH 08/27] Make MemoryRegion valid.accepts callback take a MemTxAttrs argument
Date: Tue, 22 May 2018 11:58:02 +0100 [thread overview]
Message-ID: <87efi4ufd1.fsf@linaro.org> (raw)
In-Reply-To: <20180521140402.23318-9-peter.maydell@linaro.org>
Peter Maydell <peter.maydell@linaro.org> writes:
> As part of plumbing MemTxAttrs down to the IOMMU translate method,
> add MemTxAttrs as an argument to the MemoryRegion valid.accepts
> callback. We'll need this for subpage_accepts().
>
> We could take the approach we used with the read and write
> callbacks and add new a new _with_attrs version, but since there
> are so few implementations of the accepts hook we just change
> them all.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
> ---
> include/exec/memory.h | 3 ++-
> exec.c | 9 ++++++---
> hw/hppa/dino.c | 3 ++-
> hw/nvram/fw_cfg.c | 12 ++++++++----
> hw/scsi/esp.c | 3 ++-
> hw/xen/xen_pt_msi.c | 3 ++-
> memory.c | 5 +++--
> 7 files changed, 25 insertions(+), 13 deletions(-)
>
> diff --git a/include/exec/memory.h b/include/exec/memory.h
> index 54263bd23b..444fceac55 100644
> --- a/include/exec/memory.h
> +++ b/include/exec/memory.h
> @@ -166,7 +166,8 @@ struct MemoryRegionOps {
> * as a machine check exception).
> */
> bool (*accepts)(void *opaque, hwaddr addr,
> - unsigned size, bool is_write);
> + unsigned size, bool is_write,
> + MemTxAttrs attrs);
> } valid;
> /* Internal implementation constraints: */
> struct {
> diff --git a/exec.c b/exec.c
> index 6cf97b5d28..b58eb0fedd 100644
> --- a/exec.c
> +++ b/exec.c
> @@ -2539,7 +2539,8 @@ static void notdirty_mem_write(void *opaque, hwaddr ram_addr,
> }
>
> static bool notdirty_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return is_write;
> }
> @@ -2762,7 +2763,8 @@ static MemTxResult subpage_write(void *opaque, hwaddr addr,
> }
>
> static bool subpage_accepts(void *opaque, hwaddr addr,
> - unsigned len, bool is_write)
> + unsigned len, bool is_write,
> + MemTxAttrs attrs)
> {
> subpage_t *subpage = opaque;
> #if defined(DEBUG_SUBPAGE)
> @@ -2845,7 +2847,8 @@ static void readonly_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool readonly_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return is_write;
> }
> diff --git a/hw/hppa/dino.c b/hw/hppa/dino.c
> index 15aefde09c..77463672a3 100644
> --- a/hw/hppa/dino.c
> +++ b/hw/hppa/dino.c
> @@ -137,7 +137,8 @@ static void gsc_to_pci_forwarding(DinoState *s)
> }
>
> static bool dino_chip_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> switch (addr) {
> case DINO_IAR0:
> diff --git a/hw/nvram/fw_cfg.c b/hw/nvram/fw_cfg.c
> index 2a0739d0e9..b23e7f64a8 100644
> --- a/hw/nvram/fw_cfg.c
> +++ b/hw/nvram/fw_cfg.c
> @@ -420,14 +420,16 @@ static void fw_cfg_dma_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool fw_cfg_dma_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return !is_write || ((size == 4 && (addr == 0 || addr == 4)) ||
> (size == 8 && addr == 0));
> }
>
> static bool fw_cfg_data_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return addr == 0;
> }
> @@ -439,7 +441,8 @@ static void fw_cfg_ctl_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool fw_cfg_ctl_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return is_write && size == 2;
> }
> @@ -458,7 +461,8 @@ static void fw_cfg_comb_write(void *opaque, hwaddr addr,
> }
>
> static bool fw_cfg_comb_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return (size == 1) || (is_write && size == 2);
> }
> diff --git a/hw/scsi/esp.c b/hw/scsi/esp.c
> index 64ec285826..9ed9727744 100644
> --- a/hw/scsi/esp.c
> +++ b/hw/scsi/esp.c
> @@ -564,7 +564,8 @@ void esp_reg_write(ESPState *s, uint32_t saddr, uint64_t val)
> }
>
> static bool esp_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return (size == 1) || (is_write && size == 4);
> }
> diff --git a/hw/xen/xen_pt_msi.c b/hw/xen/xen_pt_msi.c
> index 6d1e3bdeb4..cc514f9157 100644
> --- a/hw/xen/xen_pt_msi.c
> +++ b/hw/xen/xen_pt_msi.c
> @@ -498,7 +498,8 @@ static uint64_t pci_msix_read(void *opaque, hwaddr addr,
> }
>
> static bool pci_msix_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return !(addr & (size - 1));
> }
> diff --git a/memory.c b/memory.c
> index 279f7c9b4a..10fa2ddd31 100644
> --- a/memory.c
> +++ b/memory.c
> @@ -1269,7 +1269,8 @@ static void unassigned_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool unassigned_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return false;
> }
> @@ -1374,7 +1375,7 @@ bool memory_region_access_valid(MemoryRegion *mr,
> access_size = MAX(MIN(size, access_size_max), access_size_min);
> for (i = 0; i < size; i += access_size) {
> if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size,
> - is_write)) {
> + is_write, attrs)) {
> return false;
> }
> }
--
Alex Bennée
WARNING: multiple messages have this Message-ID (diff)
From: "Alex Bennée" <alex.bennee@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org, patches@linaro.org,
Paolo Bonzini <pbonzini@redhat.com>,
Richard Henderson <rth@twiddle.net>
Subject: Re: [Qemu-devel] [PATCH 08/27] Make MemoryRegion valid.accepts callback take a MemTxAttrs argument
Date: Tue, 22 May 2018 11:58:02 +0100 [thread overview]
Message-ID: <87efi4ufd1.fsf@linaro.org> (raw)
In-Reply-To: <20180521140402.23318-9-peter.maydell@linaro.org>
Peter Maydell <peter.maydell@linaro.org> writes:
> As part of plumbing MemTxAttrs down to the IOMMU translate method,
> add MemTxAttrs as an argument to the MemoryRegion valid.accepts
> callback. We'll need this for subpage_accepts().
>
> We could take the approach we used with the read and write
> callbacks and add new a new _with_attrs version, but since there
> are so few implementations of the accepts hook we just change
> them all.
>
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
> ---
> include/exec/memory.h | 3 ++-
> exec.c | 9 ++++++---
> hw/hppa/dino.c | 3 ++-
> hw/nvram/fw_cfg.c | 12 ++++++++----
> hw/scsi/esp.c | 3 ++-
> hw/xen/xen_pt_msi.c | 3 ++-
> memory.c | 5 +++--
> 7 files changed, 25 insertions(+), 13 deletions(-)
>
> diff --git a/include/exec/memory.h b/include/exec/memory.h
> index 54263bd23b..444fceac55 100644
> --- a/include/exec/memory.h
> +++ b/include/exec/memory.h
> @@ -166,7 +166,8 @@ struct MemoryRegionOps {
> * as a machine check exception).
> */
> bool (*accepts)(void *opaque, hwaddr addr,
> - unsigned size, bool is_write);
> + unsigned size, bool is_write,
> + MemTxAttrs attrs);
> } valid;
> /* Internal implementation constraints: */
> struct {
> diff --git a/exec.c b/exec.c
> index 6cf97b5d28..b58eb0fedd 100644
> --- a/exec.c
> +++ b/exec.c
> @@ -2539,7 +2539,8 @@ static void notdirty_mem_write(void *opaque, hwaddr ram_addr,
> }
>
> static bool notdirty_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return is_write;
> }
> @@ -2762,7 +2763,8 @@ static MemTxResult subpage_write(void *opaque, hwaddr addr,
> }
>
> static bool subpage_accepts(void *opaque, hwaddr addr,
> - unsigned len, bool is_write)
> + unsigned len, bool is_write,
> + MemTxAttrs attrs)
> {
> subpage_t *subpage = opaque;
> #if defined(DEBUG_SUBPAGE)
> @@ -2845,7 +2847,8 @@ static void readonly_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool readonly_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return is_write;
> }
> diff --git a/hw/hppa/dino.c b/hw/hppa/dino.c
> index 15aefde09c..77463672a3 100644
> --- a/hw/hppa/dino.c
> +++ b/hw/hppa/dino.c
> @@ -137,7 +137,8 @@ static void gsc_to_pci_forwarding(DinoState *s)
> }
>
> static bool dino_chip_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> switch (addr) {
> case DINO_IAR0:
> diff --git a/hw/nvram/fw_cfg.c b/hw/nvram/fw_cfg.c
> index 2a0739d0e9..b23e7f64a8 100644
> --- a/hw/nvram/fw_cfg.c
> +++ b/hw/nvram/fw_cfg.c
> @@ -420,14 +420,16 @@ static void fw_cfg_dma_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool fw_cfg_dma_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return !is_write || ((size == 4 && (addr == 0 || addr == 4)) ||
> (size == 8 && addr == 0));
> }
>
> static bool fw_cfg_data_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return addr == 0;
> }
> @@ -439,7 +441,8 @@ static void fw_cfg_ctl_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool fw_cfg_ctl_mem_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return is_write && size == 2;
> }
> @@ -458,7 +461,8 @@ static void fw_cfg_comb_write(void *opaque, hwaddr addr,
> }
>
> static bool fw_cfg_comb_valid(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return (size == 1) || (is_write && size == 2);
> }
> diff --git a/hw/scsi/esp.c b/hw/scsi/esp.c
> index 64ec285826..9ed9727744 100644
> --- a/hw/scsi/esp.c
> +++ b/hw/scsi/esp.c
> @@ -564,7 +564,8 @@ void esp_reg_write(ESPState *s, uint32_t saddr, uint64_t val)
> }
>
> static bool esp_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return (size == 1) || (is_write && size == 4);
> }
> diff --git a/hw/xen/xen_pt_msi.c b/hw/xen/xen_pt_msi.c
> index 6d1e3bdeb4..cc514f9157 100644
> --- a/hw/xen/xen_pt_msi.c
> +++ b/hw/xen/xen_pt_msi.c
> @@ -498,7 +498,8 @@ static uint64_t pci_msix_read(void *opaque, hwaddr addr,
> }
>
> static bool pci_msix_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return !(addr & (size - 1));
> }
> diff --git a/memory.c b/memory.c
> index 279f7c9b4a..10fa2ddd31 100644
> --- a/memory.c
> +++ b/memory.c
> @@ -1269,7 +1269,8 @@ static void unassigned_mem_write(void *opaque, hwaddr addr,
> }
>
> static bool unassigned_mem_accepts(void *opaque, hwaddr addr,
> - unsigned size, bool is_write)
> + unsigned size, bool is_write,
> + MemTxAttrs attrs)
> {
> return false;
> }
> @@ -1374,7 +1375,7 @@ bool memory_region_access_valid(MemoryRegion *mr,
> access_size = MAX(MIN(size, access_size_max), access_size_min);
> for (i = 0; i < size; i += access_size) {
> if (!mr->ops->valid.accepts(mr->opaque, addr + i, access_size,
> - is_write)) {
> + is_write, attrs)) {
> return false;
> }
> }
--
Alex Bennée
next prev parent reply other threads:[~2018-05-22 10:58 UTC|newest]
Thread overview: 191+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-21 14:03 [PATCH 00/27] iommu: support txattrs, support TCG execution, implement TZ MPC Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-21 14:03 ` [PATCH 01/27] memory.h: Improve IOMMU related documentation Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-21 19:46 ` Richard Henderson
2018-05-21 19:46 ` [Qemu-devel] " Richard Henderson
2018-05-22 9:16 ` Alex Bennée
2018-05-22 9:16 ` [Qemu-devel] " Alex Bennée
2018-05-22 11:40 ` Auger Eric
2018-05-21 14:03 ` [PATCH 02/27] Make tb_invalidate_phys_addr() take a MemTxAttrs argument Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-21 23:54 ` Richard Henderson
2018-05-21 23:54 ` [Qemu-devel] " Richard Henderson
2018-05-22 9:21 ` Alex Bennée
2018-05-22 9:21 ` [Qemu-devel] " Alex Bennée
2018-05-21 14:03 ` [PATCH 03/27] Make address_space_translate{,_cached}() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] [PATCH 03/27] Make address_space_translate{, _cached}() " Peter Maydell
2018-05-22 10:49 ` [PATCH 03/27] Make address_space_translate{,_cached}() " Alex Bennée
2018-05-22 10:49 ` [Qemu-devel] [PATCH 03/27] Make address_space_translate{, _cached}() " Alex Bennée
2018-05-22 16:12 ` [PATCH 03/27] Make address_space_translate{,_cached}() " Richard Henderson
2018-05-22 16:12 ` [Qemu-devel] [PATCH 03/27] Make address_space_translate{, _cached}() " Richard Henderson
2018-05-21 14:03 ` [PATCH 04/27] Make address_space_map() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 10:49 ` Alex Bennée
2018-05-22 10:49 ` [Qemu-devel] " Alex Bennée
2018-05-22 16:13 ` Richard Henderson
2018-05-22 16:13 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 05/27] Make address_space_access_valid() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 10:50 ` Alex Bennée
2018-05-22 10:50 ` [Qemu-devel] " Alex Bennée
2018-05-22 16:14 ` Richard Henderson
2018-05-22 16:14 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 06/27] Make flatview_extend_translation() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 10:56 ` Alex Bennée
2018-05-22 10:56 ` [Qemu-devel] " Alex Bennée
2018-05-22 16:15 ` Richard Henderson
2018-05-22 16:15 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 07/27] Make memory_region_access_valid() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 10:57 ` Alex Bennée
2018-05-22 10:57 ` [Qemu-devel] " Alex Bennée
2018-05-22 16:17 ` Richard Henderson
2018-05-22 16:17 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 08/27] Make MemoryRegion valid.accepts callback " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 10:58 ` Alex Bennée [this message]
2018-05-22 10:58 ` Alex Bennée
2018-05-22 16:20 ` Richard Henderson
2018-05-22 16:20 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 09/27] Make flatview_access_valid() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 10:58 ` Alex Bennée
2018-05-22 10:58 ` [Qemu-devel] " Alex Bennée
2018-05-22 16:33 ` Richard Henderson
2018-05-22 16:33 ` [Qemu-devel] " Richard Henderson
2018-05-22 16:37 ` Peter Maydell
2018-05-22 16:37 ` [Qemu-devel] " Peter Maydell
2018-05-21 14:03 ` [PATCH 10/27] Make flatview_translate() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 10:58 ` Alex Bennée
2018-05-22 10:58 ` [Qemu-devel] " Alex Bennée
2018-05-22 16:33 ` Richard Henderson
2018-05-22 16:33 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 11/27] Make address_space_get_iotlb_entry() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 11:00 ` Alex Bennée
2018-05-22 11:00 ` [Qemu-devel] " Alex Bennée
2018-05-22 17:29 ` Richard Henderson
2018-05-22 17:29 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 12/27] Make flatview_do_translate() " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 11:00 ` Alex Bennée
2018-05-22 11:00 ` [Qemu-devel] " Alex Bennée
2018-05-22 17:29 ` Richard Henderson
2018-05-22 17:29 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 13/27] Make address_space_translate_iommu " Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 11:00 ` Alex Bennée
2018-05-22 11:00 ` [Qemu-devel] " Alex Bennée
2018-05-22 17:30 ` Richard Henderson
2018-05-22 17:30 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 14/27] iommu: Add IOMMU index concept to IOMMU API Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 3:03 ` Peter Xu
2018-05-22 8:40 ` Peter Maydell
2018-05-22 11:02 ` Peter Xu
2018-05-22 11:11 ` Peter Maydell
2018-05-23 1:06 ` Peter Xu
2018-05-23 11:47 ` Peter Maydell
2018-05-24 6:23 ` Peter Xu
2018-05-24 10:54 ` Peter Maydell
2018-05-25 2:50 ` Peter Xu
2018-05-25 9:27 ` Auger Eric
2018-05-25 9:34 ` Peter Maydell
2018-05-22 12:58 ` Auger Eric
2018-05-22 13:22 ` Peter Maydell
2018-05-22 14:11 ` Auger Eric
2018-05-22 14:19 ` Peter Maydell
2018-05-22 14:22 ` Auger Eric
2018-05-22 17:42 ` Richard Henderson
2018-05-22 17:42 ` [Qemu-devel] " Richard Henderson
2018-05-22 17:51 ` Peter Maydell
2018-05-22 17:51 ` [Qemu-devel] " Peter Maydell
2018-05-22 17:52 ` Richard Henderson
2018-05-22 17:52 ` [Qemu-devel] " Richard Henderson
2018-05-21 14:03 ` [PATCH 15/27] iommu: Add IOMMU index argument to notifier APIs Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 17:45 ` Richard Henderson
2018-05-22 17:45 ` [Qemu-devel] " Richard Henderson
2018-05-23 9:08 ` Alex Bennée
2018-05-23 9:08 ` [Qemu-devel] " Alex Bennée
2018-06-04 13:03 ` Peter Maydell
2018-06-04 13:03 ` [Qemu-devel] " Peter Maydell
2018-06-04 15:09 ` Alex Bennée
2018-06-04 15:09 ` [Qemu-devel] " Alex Bennée
2018-06-04 15:23 ` Peter Maydell
2018-06-04 15:23 ` [Qemu-devel] " Peter Maydell
2018-05-24 15:29 ` Auger Eric
2018-05-24 17:03 ` Peter Maydell
2018-05-24 19:13 ` Auger Eric
2018-05-21 14:03 ` [PATCH 16/27] iommu: Add IOMMU index argument to translate method Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 18:06 ` Richard Henderson
2018-05-22 18:06 ` [Qemu-devel] " Richard Henderson
2018-05-23 9:11 ` Alex Bennée
2018-05-23 9:11 ` [Qemu-devel] " Alex Bennée
2018-05-21 14:03 ` [PATCH 17/27] exec.c: Handle IOMMUs in address_space_translate_for_iotlb() Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-23 9:51 ` Alex Bennée
2018-05-23 9:51 ` [Qemu-devel] " Alex Bennée
2018-05-23 11:52 ` Peter Maydell
2018-05-23 11:52 ` [Qemu-devel] " Peter Maydell
2018-05-24 19:54 ` Auger Eric
2018-05-25 8:52 ` Peter Maydell
2018-05-25 9:50 ` Auger Eric
2018-05-25 9:59 ` Peter Maydell
2018-05-21 14:03 ` [PATCH 18/27] hw/misc/tz-mpc.c: Implement the Arm TrustZone Memory Protection Controller Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-22 11:30 ` Auger Eric
2018-05-22 11:56 ` Peter Maydell
2018-05-22 12:23 ` Auger Eric
2018-05-23 10:41 ` Alex Bennée
2018-05-23 10:41 ` [Qemu-devel] " Alex Bennée
2018-05-21 14:03 ` [PATCH 19/27] hw/misc/tz-mpc.c: Implement registers Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-23 10:44 ` Alex Bennée
2018-05-23 10:44 ` [Qemu-devel] " Alex Bennée
2018-05-21 14:03 ` [PATCH 20/27] hw/misc/tz-mpc.c: Implement correct blocked-access behaviour Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-23 10:49 ` Alex Bennée
2018-05-23 10:49 ` [Qemu-devel] " Alex Bennée
2018-05-23 11:54 ` Peter Maydell
2018-05-23 11:54 ` [Qemu-devel] " Peter Maydell
2018-05-21 14:03 ` [PATCH 21/27] hw/misc/tz_mpc.c: Honour the BLK_LUT settings in translate Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-21 14:03 ` [PATCH 22/27] vmstate.h: Provide VMSTATE_BOOL_SUB_ARRAY Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-23 11:01 ` Alex Bennée
2018-05-23 11:01 ` [Qemu-devel] " Alex Bennée
2018-05-21 14:03 ` [PATCH 23/27] hw/core/or-irq: Support more than 16 inputs to an OR gate Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-21 14:34 ` Paolo Bonzini
2018-05-21 14:34 ` [Qemu-devel] " Paolo Bonzini
2018-05-21 15:02 ` Peter Maydell
2018-05-21 15:02 ` [Qemu-devel] " Peter Maydell
2018-05-30 16:59 ` Paolo Bonzini
2018-05-30 17:35 ` Peter Maydell
2018-05-31 10:21 ` Paolo Bonzini
2018-05-31 10:50 ` Peter Maydell
2018-05-31 11:50 ` Paolo Bonzini
2018-05-31 11:59 ` Peter Maydell
2018-05-21 14:03 ` [PATCH 24/27] hw/misc/iotkit-secctl.c: Implement SECMPCINTSTATUS Peter Maydell
2018-05-21 14:03 ` [Qemu-devel] " Peter Maydell
2018-05-21 14:04 ` [PATCH 25/27] hw/arm/iotkit: Instantiate MPC Peter Maydell
2018-05-21 14:04 ` [Qemu-devel] " Peter Maydell
2018-05-23 11:38 ` Alex Bennée
2018-05-23 11:38 ` [Qemu-devel] " Alex Bennée
2018-05-21 14:04 ` [PATCH 26/27] hw/arm/iotkit: Wire up MPC interrupt lines Peter Maydell
2018-05-21 14:04 ` [Qemu-devel] " Peter Maydell
2018-05-23 11:39 ` Alex Bennée
2018-05-23 11:39 ` [Qemu-devel] " Alex Bennée
2018-05-21 14:04 ` [PATCH 27/27] hw/arm/mps2-tz.c: Instantiate MPCs Peter Maydell
2018-05-21 14:04 ` [Qemu-devel] " Peter Maydell
2018-05-23 11:41 ` Alex Bennée
2018-05-23 11:41 ` [Qemu-devel] " Alex Bennée
2018-05-21 15:10 ` [Qemu-devel] [PATCH 00/27] iommu: support txattrs, support TCG execution, implement TZ MPC no-reply
2018-05-30 16:58 ` Paolo Bonzini
2018-05-31 9:54 ` Peter Maydell
2018-05-31 13:37 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87efi4ufd1.fsf@linaro.org \
--to=alex.bennee@linaro.org \
--cc=patches@linaro.org \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.