From: Yi Liu <yi.l.liu@intel.com>
To: Zhenzhong Duan <zhenzhong.duan@intel.com>, <qemu-devel@nongnu.org>
Cc: <alex.williamson@redhat.com>, <clg@redhat.com>,
<eric.auger@redhat.com>, <mst@redhat.com>, <peterx@redhat.com>,
<jasowang@redhat.com>, <jgg@nvidia.com>, <nicolinc@nvidia.com>,
<joao.m.martins@oracle.com>, <clement.mathieu--drif@eviden.com>,
<kevin.tian@intel.com>, <chao.p.peng@intel.com>,
Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
Richard Henderson <richard.henderson@linaro.org>,
Eduardo Habkost <eduardo@habkost.net>
Subject: Re: [PATCH v2 02/17] intel_iommu: Make pasid entry type check accurate
Date: Tue, 13 Aug 2024 20:10:44 +0800 [thread overview]
Message-ID: <94e10132-a2db-4eff-afa5-cbf9d0c5fc01@intel.com> (raw)
In-Reply-To: <20240805062727.2307552-3-zhenzhong.duan@intel.com>
On 2024/8/5 14:27, Zhenzhong Duan wrote:
> When guest configures Nested Translation(011b) or First-stage Translation only
> (001b), type check passed unaccurately.
>
> Fails the type check in those cases as their simulation isn't supported yet.
>
> Fixes: fb43cf739e1 ("intel_iommu: scalable mode emulation")
> Suggested-by: Yi Liu <yi.l.liu@intel.com>
> Signed-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>
> Reviewed-by: Clément Mathieu--Drif<clement.mathieu--drif@eviden.com>
> ---
> hw/i386/intel_iommu.c | 12 ++++--------
> 1 file changed, 4 insertions(+), 8 deletions(-)
Reviewed-by: Yi Liu <yi.l.liu@intel.com>
> diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
> index c52912f593..e3465fc27d 100644
> --- a/hw/i386/intel_iommu.c
> +++ b/hw/i386/intel_iommu.c
> @@ -759,20 +759,16 @@ static inline bool vtd_pe_type_check(X86IOMMUState *x86_iommu,
> VTDPASIDEntry *pe)
> {
> switch (VTD_PE_GET_TYPE(pe)) {
> - case VTD_SM_PASID_ENTRY_FLT:
> case VTD_SM_PASID_ENTRY_SLT:
> - case VTD_SM_PASID_ENTRY_NESTED:
> - break;
> + return true;
> case VTD_SM_PASID_ENTRY_PT:
> - if (!x86_iommu->pt_supported) {
> - return false;
> - }
> - break;
> + return x86_iommu->pt_supported;
> + case VTD_SM_PASID_ENTRY_FLT:
> + case VTD_SM_PASID_ENTRY_NESTED:
> default:
> /* Unknown type */
> return false;
> }
> - return true;
> }
>
> static inline bool vtd_pdire_present(VTDPASIDDirEntry *pdire)
--
Regards,
Yi Liu
next prev parent reply other threads:[~2024-08-13 12:07 UTC|newest]
Thread overview: 61+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-05 6:27 [PATCH v2 00/17] intel_iommu: Enable stage-1 translation for emulated device Zhenzhong Duan
2024-08-05 6:27 ` [PATCH v2 01/17] intel_iommu: Use the latest fault reasons defined by spec Zhenzhong Duan
2024-08-13 10:57 ` Yi Liu
2024-08-14 2:30 ` Duan, Zhenzhong
2024-08-05 6:27 ` [PATCH v2 02/17] intel_iommu: Make pasid entry type check accurate Zhenzhong Duan
2024-08-13 12:10 ` Yi Liu [this message]
2024-08-05 6:27 ` [PATCH v2 03/17] intel_iommu: Add a placeholder variable for scalable modern mode Zhenzhong Duan
2024-08-06 6:35 ` CLEMENT MATHIEU--DRIF
2024-08-08 12:31 ` Duan, Zhenzhong
2024-08-08 15:04 ` CLEMENT MATHIEU--DRIF
2024-08-13 2:20 ` Duan, Zhenzhong
2024-08-13 5:22 ` CLEMENT MATHIEU--DRIF
2024-08-13 6:26 ` Duan, Zhenzhong
2024-08-13 6:58 ` CLEMENT MATHIEU--DRIF
2024-08-05 6:27 ` [PATCH v2 04/17] intel_iommu: Flush stage-2 cache in PASID-selective PASID-based iotlb invalidation Zhenzhong Duan
2024-08-06 6:35 ` CLEMENT MATHIEU--DRIF
2024-08-08 12:40 ` Duan, Zhenzhong
2024-08-08 14:56 ` CLEMENT MATHIEU--DRIF
2024-08-13 2:12 ` Duan, Zhenzhong
2024-08-13 7:13 ` CLEMENT MATHIEU--DRIF
2024-08-13 7:18 ` CLEMENT MATHIEU--DRIF
2024-08-14 12:36 ` Yi Liu
2024-08-15 5:48 ` Duan, Zhenzhong
2024-08-19 9:03 ` Yi Liu
2024-08-05 6:27 ` [PATCH v2 05/17] intel_iommu: Rename slpte to pte Zhenzhong Duan
2024-08-05 6:27 ` [PATCH v2 06/17] intel_iommu: Implement stage-1 translation Zhenzhong Duan
2024-08-05 6:27 ` [PATCH v2 07/17] intel_iommu: Check if the input address is canonical Zhenzhong Duan
2024-08-14 12:02 ` Yi Liu
2024-08-16 2:19 ` Duan, Zhenzhong
2024-08-05 6:27 ` [PATCH v2 08/17] intel_iommu: Set accessed and dirty bits during first stage translation Zhenzhong Duan
2024-08-14 11:45 ` Yi Liu
2024-08-16 2:37 ` Duan, Zhenzhong
2024-08-16 4:29 ` CLEMENT MATHIEU--DRIF
2024-08-16 4:22 ` CLEMENT MATHIEU--DRIF
2024-08-05 6:27 ` [PATCH v2 09/17] intel_iommu: Flush stage-1 cache in iotlb invalidation Zhenzhong Duan
2024-08-05 6:27 ` [PATCH v2 10/17] intel_iommu: Process PASID-based " Zhenzhong Duan
2024-08-05 6:27 ` [PATCH v2 11/17] intel_iommu: Add an internal API to find an address space with PASID Zhenzhong Duan
2024-08-05 6:27 ` [PATCH v2 12/17] intel_iommu: Add support for PASID-based device IOTLB invalidation Zhenzhong Duan
2024-08-05 6:27 ` [PATCH v2 13/17] intel_iommu: piotlb invalidation should notify unmap Zhenzhong Duan
2024-08-19 9:35 ` Yi Liu
2024-08-19 9:57 ` Duan, Zhenzhong
2024-08-20 2:43 ` Yi Liu
2024-08-20 2:54 ` Duan, Zhenzhong
2024-08-05 6:27 ` [PATCH v2 14/17] intel_iommu: Set default aw_bits to 48 in scalable modren mode Zhenzhong Duan
2024-08-06 6:35 ` CLEMENT MATHIEU--DRIF
2024-08-14 12:26 ` Yi Liu
2024-08-15 3:39 ` Duan, Zhenzhong
2024-08-05 6:27 ` [PATCH v2 15/17] intel_iommu: Modify x-scalable-mode to be string option to expose scalable modern mode Zhenzhong Duan
2024-08-06 6:34 ` CLEMENT MATHIEU--DRIF
2024-08-08 12:28 ` Duan, Zhenzhong
2024-08-05 6:27 ` [PATCH v2 16/17] intel_iommu: Introduce a property to control FS1GP cap bit setting Zhenzhong Duan
2024-08-06 6:33 ` CLEMENT MATHIEU--DRIF
2024-08-14 12:22 ` Yi Liu
2024-08-15 3:46 ` Duan, Zhenzhong
2024-08-19 9:30 ` Yi Liu
2024-08-19 9:41 ` Duan, Zhenzhong
2024-08-19 12:16 ` Yi Liu
2024-08-05 6:27 ` [PATCH v2 17/17] tests/qtest: Add intel-iommu test Zhenzhong Duan
2024-08-12 7:29 ` Thomas Huth
2024-09-10 11:29 ` [PATCH v2 00/17] intel_iommu: Enable stage-1 translation for emulated device CLEMENT MATHIEU--DRIF
2024-09-11 2:29 ` Duan, Zhenzhong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=94e10132-a2db-4eff-afa5-cbf9d0c5fc01@intel.com \
--to=yi.l.liu@intel.com \
--cc=alex.williamson@redhat.com \
--cc=chao.p.peng@intel.com \
--cc=clement.mathieu--drif@eviden.com \
--cc=clg@redhat.com \
--cc=eduardo@habkost.net \
--cc=eric.auger@redhat.com \
--cc=jasowang@redhat.com \
--cc=jgg@nvidia.com \
--cc=joao.m.martins@oracle.com \
--cc=kevin.tian@intel.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=nicolinc@nvidia.com \
--cc=pbonzini@redhat.com \
--cc=peterx@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=zhenzhong.duan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.