From: Nicholas Piggin <npiggin@gmail.com>
To: "Philippe Mathieu-Daudé" <philmd@linaro.org>
Cc: Alistair Francis <alistair23@gmail.com>,
Joel Stanley <joel@jms.id.au>,
Alistair Francis <alistair.francis@wdc.com>,
Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
Chao Liu <chao.liu.zevorn@gmail.com>,
Michael Ellerman <mpe@kernel.org>,
Joel Stanley <jms@oss.tenstorrent.com>,
Anirudh Srinivasan <asrinivasan@oss.tenstorrent.com>,
Portia Stephens <portias@oss.tenstorrent.com>,
qemu-riscv@nongnu.org, qemu-devel@nongnu.org
Subject: Re: [PATCH v4 04/13] hw/riscv/boot: Provide a simple halting payload
Date: Thu, 7 May 2026 11:53:33 +1000 [thread overview]
Message-ID: <afvwB1edp2C0O7vQ@lima-default> (raw)
In-Reply-To: <c20e1c76-a9aa-400b-8ad7-129347c1b9c0@linaro.org>
On Tue, May 05, 2026 at 10:06:08AM +0200, Philippe Mathieu-Daudé wrote:
> On 5/5/26 01:52, Nicholas Piggin wrote:
> > On Thu, Apr 30, 2026 at 09:35:33AM +1000, Alistair Francis wrote:
> > > On Sat, Apr 25, 2026 at 11:21 PM Joel Stanley <joel@jms.id.au> wrote:
> > > >
> > > > From: Nicholas Piggin <npiggin@gmail.com>
> > > >
> > > > OpenSBI hangs before any console output if the domain init code sees the
> > > > next stage is not in an executable region.
> > >
> > > That's an OpenSBI bug though and needs to be fixed there and not just
> > > hacked around in QEMU.
> >
> > You're right of course. OpenSBI has other no-output crash cases in early
> > boot code (not just this), so it would be nice to fix properly. It wasn't
> > trivial to fix (IIRC because serial device is not detected before a
> > bunch of the early failures), I have some hacks, but I need to go back
> > and come up with something nicer.
> >
> > This is only related to Atlantis by coincidence of the physical address
> > map. It can be dropped out of the series.
>
> Meanwhile add it in hw/riscv/tt_atlantis.c:
>
> static void
> tt_atlantis_setup_opensbi_halting_payload_fixup(RISCVBootInfo *info,
> hwaddr addr)
> { ... }
>
> and call in tt_atlantis_machine_init()!
I was going to drop it entirely but that might be better if Alistair
doesn't mind. It means we can keep the opensbi functional test. It's
still a hack just the same, but at least not touching greater-riscv.
Thanks,
Nick
next prev parent reply other threads:[~2026-05-07 1:54 UTC|newest]
Thread overview: 44+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-25 13:17 [PATCH v4 00/13] hw/riscv: Add the Tenstorrent Atlantis machine Joel Stanley
2026-04-25 13:17 ` [PATCH v4 01/13] hw/i2c: Add designware i2c controller Joel Stanley
2026-04-30 3:53 ` Alistair Francis
2026-05-05 6:20 ` Nicholas Piggin
2026-05-05 7:36 ` Philippe Mathieu-Daudé
2026-05-06 5:58 ` Nicholas Piggin
2026-05-06 8:59 ` Philippe Mathieu-Daudé
2026-05-05 7:57 ` Philippe Mathieu-Daudé
2026-05-06 5:53 ` Nicholas Piggin
2026-05-06 8:55 ` Philippe Mathieu-Daudé
2026-04-25 13:17 ` [PATCH v4 02/13] hw/riscv/boot: Describe discontiguous memory in boot_info Joel Stanley
2026-04-25 13:17 ` [PATCH v4 03/13] hw/riscv/boot: Account for discontiguous memory when loading firmware Joel Stanley
2026-04-29 23:34 ` Alistair Francis
2026-05-04 23:45 ` Nicholas Piggin
2026-04-25 13:17 ` [PATCH v4 04/13] hw/riscv/boot: Provide a simple halting payload Joel Stanley
2026-04-29 23:35 ` Alistair Francis
2026-05-04 23:52 ` Nicholas Piggin
2026-05-05 8:06 ` Philippe Mathieu-Daudé
2026-05-07 1:53 ` Nicholas Piggin [this message]
2026-04-25 13:17 ` [PATCH v4 05/13] hw/riscv/virt: Move AIA initialisation to helper file Joel Stanley
2026-04-25 13:17 ` [PATCH v4 06/13] hw/riscv/aia: Provide number of irq sources Joel Stanley
2026-04-25 13:17 ` [PATCH v4 07/13] target/riscv: tt-ascalon: Enable Zkr extension Joel Stanley
2026-04-29 23:36 ` Alistair Francis
2026-05-05 0:06 ` Nicholas Piggin
2026-04-25 13:17 ` [PATCH v4 08/13] target/riscv: tt-ascalon: Enable Svadu by removing Svade Joel Stanley
2026-04-29 23:41 ` Alistair Francis
2026-04-25 13:17 ` [PATCH v4 09/13] hw/riscv: Add Tenstorrent Atlantis machine Joel Stanley
2026-04-29 23:57 ` Alistair Francis
2026-05-05 1:04 ` Nicholas Piggin
2026-05-05 4:34 ` Alistair Francis
2026-05-05 6:00 ` Nicholas Piggin
2026-05-05 7:31 ` Philippe Mathieu-Daudé
2026-05-06 3:14 ` Alistair Francis
2026-05-07 1:50 ` Nicholas Piggin
2026-05-07 2:53 ` Alistair Francis
2026-05-05 2:00 ` Nicholas Piggin
2026-05-05 4:36 ` Alistair Francis
2026-05-05 6:01 ` Nicholas Piggin
2026-04-25 13:17 ` [PATCH v4 10/13] hw/riscv/atlantis: Add PCIe controller Joel Stanley
2026-04-30 0:04 ` Alistair Francis
2026-05-05 1:38 ` Nicholas Piggin
2026-04-25 13:17 ` [PATCH v4 11/13] tests/functional/riscv64: Add tt-atlantis tests Joel Stanley
2026-04-25 13:17 ` [PATCH v4 12/13] hw/riscv/atlantis: Integrate i2c buses Joel Stanley
2026-04-25 13:17 ` [PATCH v4 13/13] hw/riscv/atlantis: Add some i2c peripherals Joel Stanley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=afvwB1edp2C0O7vQ@lima-default \
--to=npiggin@gmail.com \
--cc=alistair.francis@wdc.com \
--cc=alistair23@gmail.com \
--cc=asrinivasan@oss.tenstorrent.com \
--cc=chao.liu.zevorn@gmail.com \
--cc=daniel.barboza@oss.qualcomm.com \
--cc=jms@oss.tenstorrent.com \
--cc=joel@jms.id.au \
--cc=mpe@kernel.org \
--cc=philmd@linaro.org \
--cc=portias@oss.tenstorrent.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.