All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Daniel P. Berrangé" <berrange@redhat.com>
To: Thomas Huth <thuth@redhat.com>
Cc: qemu-devel@nongnu.org, qemu-arm@nongnu.org,
	"Peter Maydell" <peter.maydell@linaro.org>,
	"Alex Bennée" <alex.bennee@linaro.org>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Marc-André Lureau" <marcandre.lureau@redhat.com>,
	qemu-ppc@nongnu.org, qemu-block@nongnu.org,
	qemu-riscv@nongnu.org, qemu-s390x@nongnu.org,
	"Cornelia Huck" <cohuck@redhat.com>
Subject: Re: [PATCH v2 14/28] hw/pci-host: mark common x86, ppc, arm and s390 PCI hosts as secure
Date: Fri, 6 Nov 2026 12:54:18 +0000	[thread overview]
Message-ID: <au3N-jAL8AqU44xa@redhat.com> (raw)
In-Reply-To: <6d195593-7cf4-40b2-8143-098771967876@redhat.com>

On Fri, Nov 06, 2026 at 01:38:12PM +0100, Thomas Huth wrote:
> On 29/10/2026 14.12, Daniel P. Berrangé wrote:
> > Mark the PCI hosts secure if they are used from machine types
> > that are considered for the virtualization use case.
> > 
> > There is also a special case for the 'remote' type and the
> > Xen passthrough type.
> > 
> > Acked-by: Marc-André Lureau <marcandre.lureau@redhat.com>
> > Acked-by: Cornelia Huck <cohuck@redhat.com> #s390
> > Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
> > ---
> ...
> > diff --git a/hw/pci-host/pnv_phb.c b/hw/pci-host/pnv_phb.c
> > index 0b556d1bf5c..bc8313d2cd0 100644
> > --- a/hw/pci-host/pnv_phb.c
> > +++ b/hw/pci-host/pnv_phb.c
> > @@ -333,6 +333,7 @@ static const TypeInfo pnv_phb_type_info = {
> >       .parent        = TYPE_PCIE_HOST_BRIDGE,
> >       .instance_size = sizeof(PnvPHB),
> >       .class_init    = pnv_phb_class_init,
> > +    .secure        = true,
> >   };
> >   static const TypeInfo pnv_phb_root_port_info = {
> > @@ -340,6 +341,7 @@ static const TypeInfo pnv_phb_root_port_info = {
> >       .parent        = TYPE_PCIE_ROOT_PORT,
> >       .instance_size = sizeof(PnvPHBRootPort),
> >       .class_init    = pnv_phb_root_port_class_init,
> > +    .secure        = true,
> >   };
> >   static void pnv_phb_register_types(void)
> > diff --git a/hw/pci-host/pnv_phb3.c b/hw/pci-host/pnv_phb3.c
> > index db061c134e9..abf43e3226d 100644
> > --- a/hw/pci-host/pnv_phb3.c
> > +++ b/hw/pci-host/pnv_phb3.c
> > @@ -910,6 +910,7 @@ static const TypeInfo pnv_phb3_iommu_memory_region_info = {
> >       .parent = TYPE_IOMMU_MEMORY_REGION,
> >       .name = TYPE_PNV_PHB3_IOMMU_MEMORY_REGION,
> >       .class_init = pnv_phb3_iommu_memory_region_class_init,
> > +    .secure = true,
> >   };
> >   /*
> > @@ -1123,6 +1124,7 @@ static const TypeInfo pnv_phb3_type_info = {
> >       .instance_size = sizeof(PnvPHB3),
> >       .class_init    = pnv_phb3_class_init,
> >       .instance_init = pnv_phb3_instance_init,
> > +    .secure        = true,
> >   };
> >   static void pnv_phb3_root_bus_get_prop(Object *obj, Visitor *v,
> > @@ -1186,6 +1188,7 @@ static const TypeInfo pnv_phb3_root_bus_info = {
> >       .parent = TYPE_PCIE_BUS,
> >       .instance_size = sizeof(PnvPHB3RootBus),
> >       .class_init = pnv_phb3_root_bus_class_init,
> > +    .secure = true,
> >   };
> >   static void pnv_phb3_register_types(void)
> > diff --git a/hw/pci-host/pnv_phb3_msi.c b/hw/pci-host/pnv_phb3_msi.c
> > index 66ba7b79134..5edc0d43eb0 100644
> > --- a/hw/pci-host/pnv_phb3_msi.c
> > +++ b/hw/pci-host/pnv_phb3_msi.c
> > @@ -306,6 +306,7 @@ static const TypeInfo phb3_msi_info = {
> >       .class_init = phb3_msi_class_init,
> >       .class_size = sizeof(ICSStateClass),
> >       .instance_init = phb3_msi_instance_init,
> > +    .secure = true,
> >   };
> >   static void pnv_phb3_msi_register_types(void)
> > diff --git a/hw/pci-host/pnv_phb3_pbcq.c b/hw/pci-host/pnv_phb3_pbcq.c
> > index 1f7a149580d..687c8325158 100644
> > --- a/hw/pci-host/pnv_phb3_pbcq.c
> > +++ b/hw/pci-host/pnv_phb3_pbcq.c
> > @@ -354,6 +354,7 @@ static const TypeInfo pnv_pbcq_type_info = {
> >       .instance_size = sizeof(PnvPBCQState),
> >       .instance_init = phb3_pbcq_instance_init,
> >       .class_init    = pnv_pbcq_class_init,
> > +    .secure        = true,
> >       .interfaces    = (const InterfaceInfo[]) {
> >           { TYPE_PNV_XSCOM_INTERFACE },
> >           { }
> > diff --git a/hw/pci-host/pnv_phb4.c b/hw/pci-host/pnv_phb4.c
> > index ac09a0b034d..1a652110f5d 100644
> > --- a/hw/pci-host/pnv_phb4.c
> > +++ b/hw/pci-host/pnv_phb4.c
> > @@ -1388,6 +1388,7 @@ static const TypeInfo pnv_phb4_iommu_memory_region_info = {
> >       .parent = TYPE_IOMMU_MEMORY_REGION,
> >       .name = TYPE_PNV_PHB4_IOMMU_MEMORY_REGION,
> >       .class_init = pnv_phb4_iommu_memory_region_class_init,
> > +    .secure = true,
> >   };
> >   /*
> > @@ -1729,13 +1730,13 @@ static const TypeInfo pnv_phb4_type_info = {
> >       .instance_init = pnv_phb4_instance_init,
> >       .instance_size = sizeof(PnvPHB4),
> >       .class_init    = pnv_phb4_class_init,
> > +    .secure        = true,
> >       .interfaces = (const InterfaceInfo[]) {
> >               { TYPE_XIVE_NOTIFIER },
> >               { },
> >       }
> >   };
> > -
> >   static void pnv_phb4_root_bus_get_prop(Object *obj, Visitor *v,
> >                                          const char *name,
> >                                          void *opaque, Error **errp)
> > @@ -1797,6 +1798,7 @@ static const TypeInfo pnv_phb4_root_bus_info = {
> >       .parent = TYPE_PCIE_BUS,
> >       .instance_size = sizeof(PnvPHB4RootBus),
> >       .class_init = pnv_phb4_root_bus_class_init,
> > +    .secure = true,
> >   };
> >   static void pnv_phb4_register_types(void)
> > diff --git a/hw/pci-host/pnv_phb4_pec.c b/hw/pci-host/pnv_phb4_pec.c
> > index ee5cdc3e450..280a15e8df1 100644
> > --- a/hw/pci-host/pnv_phb4_pec.c
> > +++ b/hw/pci-host/pnv_phb4_pec.c
> > @@ -388,6 +388,7 @@ static const TypeInfo pnv_pec_type_info = {
> >       .instance_size = sizeof(PnvPhb4PecState),
> >       .class_init    = pnv_pec_class_init,
> >       .class_size    = sizeof(PnvPhb4PecClass),
> > +    .secure        = true,
> >       .interfaces    = (const InterfaceInfo[]) {
> >           { TYPE_PNV_XSCOM_INTERFACE },
> >           { }
> 
> The changes to the pnv* files are related to the powernv machine - which is
> not covered by the virtualization use case. Please remove these from your
> patch.

Ah, I got misled in my search, as spapr mentions PHB, but its a
different context.


> > diff --git a/hw/pci-host/remote.c b/hw/pci-host/remote.c
> > index 9ea95fac6e6..a58fc39bded 100644
> > --- a/hw/pci-host/remote.c
> > +++ b/hw/pci-host/remote.c
> > @@ -63,6 +63,7 @@ static const TypeInfo remote_pcihost_info = {
> >       .parent = TYPE_PCIE_HOST_BRIDGE,
> >       .instance_size = sizeof(RemotePCIHost),
> >       .class_init = remote_pcihost_class_init,
> > +    .secure = true,
> >   };
> This is part of the "remote" machine, isn't it? I don't think we cover this
> in the virtualization use case, do we? Please remove this, too.

Agreed, a mistake.

With regards,
Daniel
-- 
|: https://berrange.com       ~~        https://hachyderm.io/@berrange :|
|: https://libvirt.org          ~~          https://entangle-photo.org :|
|: https://pixelfed.art/berrange   ~~    https://fstop138.berrange.com :|



  reply	other threads:[~2026-11-06 12:55 UTC|newest]

Thread overview: 58+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-29 13:12 [PATCH v2 00/28] Mark user creatable devices for secure for virt use case Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 01/28] hw: mark all virtio PCI devices as secure Daniel P. Berrangé
2026-11-06 11:35   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 02/28] hw: mark all virtio CCW " Daniel P. Berrangé
2026-11-06 11:38   ` Thomas Huth
2026-11-06 12:51     ` Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 03/28] hw: mark all vhost devices a secure Daniel P. Berrangé
2026-11-06 11:39   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 04/28] hw: mark all remaining virtio object types as secure Daniel P. Berrangé
2026-11-06 11:52   ` Thomas Huth
2026-11-06 14:35     ` Marc-André Lureau
2026-11-06 14:40       ` Daniel P. Berrangé
2026-11-06 14:52         ` Marc-André Lureau
2026-11-06 17:33           ` Daniel P. Berrangé
2026-11-12 19:01             ` Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 05/28] hw/vfio: mark all VFIO object classes " Daniel P. Berrangé
2026-11-06 11:54   ` Thomas Huth
2026-11-10 15:15   ` Cédric Le Goater
2026-10-29 13:12 ` [PATCH v2 06/28] hw/xen: mark all Xen related object types as being secure Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 07/28] hw/net: mark e1000, e1000e, IGB, rtl8139 & sPAPR VLAN as secure Daniel P. Berrangé
2026-11-06 11:57   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 08/28] hw/usb: mark commonly used USB devices/hosts " Daniel P. Berrangé
2026-11-06 12:05   ` Thomas Huth
2026-11-06 12:21     ` Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 09/28] hw/watchdog: mark some watchdog devices " Daniel P. Berrangé
2026-11-06 12:14   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 10/28] hw/scsi: mark spapr SCSI controller " Daniel P. Berrangé
2026-11-06 12:15   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 11/28] hw/scsi: mark SCSI disk endpoint devices " Daniel P. Berrangé
2026-11-06 12:15   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 12/28] hw/ide: mark ICH9 and ide-hd/ide-cd " Daniel P. Berrangé
2026-11-06 12:32   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 13/28] hw: define most common PCI types " Daniel P. Berrangé
2026-11-06 12:16   ` Thomas Huth
2026-11-06 12:19   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 14/28] hw/pci-host: mark common x86, ppc, arm and s390 PCI hosts " Daniel P. Berrangé
2026-11-06 12:38   ` Thomas Huth
2026-11-06 12:54     ` Daniel P. Berrangé [this message]
2026-10-29 13:12 ` [PATCH v2 15/28] hw/display: mark bochs, ramfb and VGA " Daniel P. Berrangé
2026-11-06 12:20   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 16/28] hw/tpm: mark all TPM implementations " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 17/28] hw/misc: mark pvpanic, vmcoreinfo " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 18/28] hw/audio: mark Intel HDA devices & codecs " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 19/28] hw/char: mark common serial / console devices " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 20/28] hw/mem: mark nvdimm, pc-dimm & spapr-nvdimm " Daniel P. Berrangé
2026-11-06 12:40   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 21/28] hw/uefi: mark the EFI vars service " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 22/28] hw/acpi: mark erst, vmclock and vmgenid devices " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 23/28] hw: mark KVM clock and RTC " Daniel P. Berrangé
2026-11-06 12:30   ` Thomas Huth
2026-10-29 13:12 ` [PATCH v2 24/28] hw: device AMD, Intel and ARM IOMMUs " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 25/28] hw/input: mark PS/2 and PC Keyboard devices " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 26/28] hw/i386: mark vmmouse / vmport " Daniel P. Berrangé
2026-10-29 13:12 ` [PATCH v2 27/28] hw/display: mark cirrus and QXL " Daniel P. Berrangé
2026-11-06 12:23   ` Thomas Huth
2026-11-06 14:32     ` Marc-André Lureau
2026-10-29 13:12 ` [PATCH v2 28/28] hw/usb: mark UHCI, OCHI & ECHI USB hosts " Daniel P. Berrangé
2026-11-06 12:28   ` Thomas Huth

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=au3N-jAL8AqU44xa@redhat.com \
    --to=berrange@redhat.com \
    --cc=alex.bennee@linaro.org \
    --cc=cohuck@redhat.com \
    --cc=marcandre.lureau@redhat.com \
    --cc=pbonzini@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-block@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-ppc@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=qemu-s390x@nongnu.org \
    --cc=thuth@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.