From: Huang Rui <ray.huang-5C7GfCeVMHo@public.gmane.org>
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org,
"Alex Deucher" <alexander.deucher-5C7GfCeVMHo@public.gmane.org>,
"Christian König" <christian.koenig-5C7GfCeVMHo@public.gmane.org>
Cc: Ken Wang <Qingqing.Wang-5C7GfCeVMHo@public.gmane.org>,
Hui Yu <Hui.Yu-5C7GfCeVMHo@public.gmane.org>,
Huang Rui <ray.huang-5C7GfCeVMHo@public.gmane.org>,
Alvin Huan <Alvin.Huan-5C7GfCeVMHo@public.gmane.org>
Subject: [PATCH v2 00/15] drm/amdgpu/si: Make SI DPM workable
Date: Wed, 31 Aug 2016 13:23:12 +0800 [thread overview]
Message-ID: <1472621007-17578-1-git-send-email-ray.huang@amd.com> (raw)
Hi all,
These patchest resolve the DPM issues of SI.
SI DPM doesn't work since it implemented, the following patches fix
several issues to make SI DPM workable now.
Patch 1: Update SI firmware path to share it with radeon
Patch 2 -> 4: Add firmware version for checking firmware loading via
sysfs.
Patch 5 -> 6: Refine the codes for si dpm.
Patch 7 -> 14: Fix the issues which impact DPM functionality.
Patch 15: Enable SI DPM by default.
Changes from V1 -> V2:
- Add a patch to update SI dpm path to firmware/radeon
- Reword patch 5 to "unused function" according to Christian's comments
- Drop ASIC_IS_DCE6 macro
- Modify patch 11 to use "adev->mc.vram_type" instead of pi->mem_gddr5
Thanks,
Rui
Huang Rui (15):
drm/amdgpu/si: update si firmware path
drm/amdgpu: add gfx v6 firmware versions for sysfs dump
drm/amdgpu: add gmc v6 firmware versions for sysfs dump
drm/amdgpu/si: add SI smc firmware versions for sysfs dump
drm/amdgpu: remove unused function forward define
drm/amdgpu: use DRM print instead of printk
drm/amdgpu: fix oland and hainan asic specific handle at
si_program_aspm
drm/amdgpu/si: drop ASIC_IS_DCE6 macro on SI
drm/amdgpu: fix the tahiti specific value of DEEP_SLEEP_CLK_SEL field
drm/amdgpu: fix to miss adding thermal controller
drm/amdgpu: use vram_type instead of checking mem_gddr5 flag
drm/amdgpu: fix incorrect index of CG_FFCT_0 register
drm/amdgpu: introduce pcie port read/write entry
drm/amdgpu: fix incorrect reading method at si_get_current_pcie_speed
drm/amdgpu/si: enable SI DPM by default
drivers/gpu/drm/amd/amdgpu/amdgpu.h | 4 +
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 2 +
drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c | 14 ++++
drivers/gpu/drm/amd/amdgpu/gmc_v6_0.c | 2 +
drivers/gpu/drm/amd/amdgpu/si.c | 112 ++++++++++++++------------
drivers/gpu/drm/amd/amdgpu/si_dpm.c | 60 +++++++-------
drivers/gpu/drm/amd/amdgpu/si_smc.c | 1 +
drivers/gpu/drm/amd/include/asic_reg/si/sid.h | 1 -
8 files changed, 114 insertions(+), 82 deletions(-)
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
next reply other threads:[~2016-08-31 5:23 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-08-31 5:23 Huang Rui [this message]
[not found] ` <1472621007-17578-1-git-send-email-ray.huang-5C7GfCeVMHo@public.gmane.org>
2016-08-31 5:23 ` [PATCH v2 01/15] drm/amdgpu/si: update si firmware path Huang Rui
2016-08-31 5:23 ` [PATCH v2 02/15] drm/amdgpu: add gfx v6 firmware versions for sysfs dump Huang Rui
2016-08-31 5:23 ` [PATCH v2 03/15] drm/amdgpu: add gmc " Huang Rui
2016-08-31 5:23 ` [PATCH v2 04/15] drm/amdgpu/si: add SI smc " Huang Rui
2016-08-31 5:23 ` [PATCH v2 05/15] drm/amdgpu: remove unused function forward define Huang Rui
2016-08-31 5:23 ` [PATCH v2 06/15] drm/amdgpu: use DRM print instead of printk Huang Rui
2016-08-31 5:23 ` [PATCH v2 07/15] drm/amdgpu: fix oland and hainan asic specific handle at si_program_aspm Huang Rui
2016-08-31 5:23 ` [PATCH v2 08/15] drm/amdgpu/si: drop ASIC_IS_DCE6 macro on SI Huang Rui
2016-08-31 5:23 ` [PATCH v2 09/15] drm/amdgpu: fix the tahiti specific value of DEEP_SLEEP_CLK_SEL field Huang Rui
2016-08-31 5:23 ` [PATCH v2 10/15] drm/amdgpu: fix to miss adding thermal controller Huang Rui
2016-08-31 5:23 ` [PATCH v2 11/15] drm/amdgpu: use vram_type instead of checking mem_gddr5 flag Huang Rui
2016-08-31 5:23 ` [PATCH v2 12/15] drm/amdgpu: fix incorrect index of CG_FFCT_0 register Huang Rui
2016-08-31 5:23 ` [PATCH v2 13/15] drm/amdgpu: introduce pcie port read/write entry Huang Rui
2016-08-31 5:23 ` [PATCH v2 14/15] drm/amdgpu: fix incorrect reading method at si_get_current_pcie_speed Huang Rui
2016-08-31 5:23 ` [PATCH v2 15/15] drm/amdgpu/si: enable SI DPM by default Huang Rui
2016-08-31 19:18 ` [PATCH v2 00/15] drm/amdgpu/si: Make SI DPM workable Alex Deucher
2016-09-05 19:31 ` Marek Olšák
[not found] ` <CAAxE2A6D3hAP1D3i0py3G4erMGNq8-5LjypVA_PnEQQSUjEshQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2016-09-06 2:35 ` Huang Rui
2016-09-06 8:04 ` Marek Olšák
[not found] ` <CAAxE2A46-75NBq1Bn0o6-EsmsRS6yYOqacfL973SSSVexgwPpA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2016-09-06 8:16 ` Huang Rui
2016-09-06 8:33 ` Michel Dänzer
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1472621007-17578-1-git-send-email-ray.huang@amd.com \
--to=ray.huang-5c7gfcevmho@public.gmane.org \
--cc=Alvin.Huan-5C7GfCeVMHo@public.gmane.org \
--cc=Hui.Yu-5C7GfCeVMHo@public.gmane.org \
--cc=Qingqing.Wang-5C7GfCeVMHo@public.gmane.org \
--cc=alexander.deucher-5C7GfCeVMHo@public.gmane.org \
--cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
--cc=christian.koenig-5C7GfCeVMHo@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox