From: "Mario Limonciello (AMD) (kernel.org)" <superm1@kernel.org>
To: Antheas Kapenekakis <lkml@antheas.dev>,
Alex Deucher <alexander.deucher@amd.com>,
Shyam Sundar S K <Shyam-sundar.S-k@amd.com>,
Perry Yuan <perry.yuan@amd.com>
Cc: amd-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org,
linux-kernel@vger.kernel.org,
platform-driver-x86@vger.kernel.org
Subject: Re: [PATCH v1 1/3] platform/x86/amd/pmc: Add support for Van Gogh SoC
Date: Fri, 31 Oct 2025 08:05:26 -0500 [thread overview]
Message-ID: <a10c7757-567d-4312-b72d-159ab0c41ece@kernel.org> (raw)
In-Reply-To: <20251024152152.3981721-2-lkml@antheas.dev>
On 10/24/2025 10:21 AM, Antheas Kapenekakis wrote:
> The ROG Xbox Ally (non-X) SoC features a similar architecture to the
> Steam Deck. While the Steam Deck supports S3 (s2idle causes a crash),
> this support was dropped by the Xbox Ally which only S0ix suspend.
>
> Since the handler is missing here, this causes the device to not suspend
> and the AMD GPU driver to crash while trying to resume afterwards due to
> a power hang.
>
> Closes: https://gitlab.freedesktop.org/drm/amd/-/issues/4659
> Signed-off-by: Antheas Kapenekakis <lkml@antheas.dev>
Having seen that a few things were tried for the idle mask which don't
work I think this patch makes sense as is.
Reviewed-by: Mario Limonciello (AMD) <superm1@kernel.org>
> ---
> drivers/platform/x86/amd/pmc/pmc.c | 3 +++
> drivers/platform/x86/amd/pmc/pmc.h | 1 +
> 2 files changed, 4 insertions(+)
>
> diff --git a/drivers/platform/x86/amd/pmc/pmc.c b/drivers/platform/x86/amd/pmc/pmc.c
> index bd318fd02ccf..cae3fcafd4d7 100644
> --- a/drivers/platform/x86/amd/pmc/pmc.c
> +++ b/drivers/platform/x86/amd/pmc/pmc.c
> @@ -106,6 +106,7 @@ static void amd_pmc_get_ip_info(struct amd_pmc_dev *dev)
> switch (dev->cpu_id) {
> case AMD_CPU_ID_PCO:
> case AMD_CPU_ID_RN:
> + case AMD_CPU_ID_VG:
> case AMD_CPU_ID_YC:
> case AMD_CPU_ID_CB:
> dev->num_ips = 12;
> @@ -517,6 +518,7 @@ static int amd_pmc_get_os_hint(struct amd_pmc_dev *dev)
> case AMD_CPU_ID_PCO:
> return MSG_OS_HINT_PCO;
> case AMD_CPU_ID_RN:
> + case AMD_CPU_ID_VG:
> case AMD_CPU_ID_YC:
> case AMD_CPU_ID_CB:
> case AMD_CPU_ID_PS:
> @@ -717,6 +719,7 @@ static const struct pci_device_id pmc_pci_ids[] = {
> { PCI_DEVICE(PCI_VENDOR_ID_AMD, AMD_CPU_ID_RV) },
> { PCI_DEVICE(PCI_VENDOR_ID_AMD, AMD_CPU_ID_SP) },
> { PCI_DEVICE(PCI_VENDOR_ID_AMD, AMD_CPU_ID_SHP) },
> + { PCI_DEVICE(PCI_VENDOR_ID_AMD, AMD_CPU_ID_VG) },
> { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_1AH_M20H_ROOT) },
> { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_1AH_M60H_ROOT) },
> { }
> diff --git a/drivers/platform/x86/amd/pmc/pmc.h b/drivers/platform/x86/amd/pmc/pmc.h
> index 62f3e51020fd..fe3f53eb5955 100644
> --- a/drivers/platform/x86/amd/pmc/pmc.h
> +++ b/drivers/platform/x86/amd/pmc/pmc.h
> @@ -156,6 +156,7 @@ void amd_mp2_stb_deinit(struct amd_pmc_dev *dev);
> #define AMD_CPU_ID_RN 0x1630
> #define AMD_CPU_ID_PCO AMD_CPU_ID_RV
> #define AMD_CPU_ID_CZN AMD_CPU_ID_RN
> +#define AMD_CPU_ID_VG 0x1645
> #define AMD_CPU_ID_YC 0x14B5
> #define AMD_CPU_ID_CB 0x14D8
> #define AMD_CPU_ID_PS 0x14E8
next prev parent reply other threads:[~2025-10-31 13:05 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-24 15:21 [PATCH v1 0/3] platform/x86/amd: Add S0ix support to the Xbox Ally Antheas Kapenekakis
2025-10-24 15:21 ` [PATCH v1 1/3] platform/x86/amd/pmc: Add support for Van Gogh SoC Antheas Kapenekakis
2025-10-24 15:43 ` Mario Limonciello
2025-10-24 16:08 ` Antheas Kapenekakis
2025-10-24 16:32 ` Mario Limonciello
2025-10-27 8:22 ` Shyam Sundar S K
2025-10-27 8:31 ` Antheas Kapenekakis
2025-10-27 8:36 ` Shyam Sundar S K
2025-10-27 8:41 ` Antheas Kapenekakis
2025-11-05 11:13 ` Ilpo Järvinen
2025-11-05 11:28 ` Shyam Sundar S K
2025-11-05 11:34 ` Antheas Kapenekakis
2025-11-05 13:15 ` Shyam Sundar S K
2025-10-27 13:36 ` Mario Limonciello
2025-10-31 13:05 ` Mario Limonciello (AMD) (kernel.org) [this message]
2025-10-24 15:21 ` [PATCH v1 2/3] platform/x86/amd/pmc: Add spurious_8042 to Xbox Ally Antheas Kapenekakis
2025-10-24 15:54 ` Mario Limonciello (AMD) (kernel.org)
2025-10-24 15:21 ` [PATCH v1 3/3] drm/amdgpu: only send the SMU RLC notification on S3 Antheas Kapenekakis
2025-10-24 15:54 ` Mario Limonciello
2025-10-24 16:08 ` Alex Deucher
2025-10-24 16:20 ` Mario Limonciello
2025-10-24 16:24 ` Antheas Kapenekakis
2025-10-24 16:45 ` Antheas Kapenekakis
2025-10-24 16:52 ` Mario Limonciello
2025-10-24 17:02 ` Antheas Kapenekakis
2025-10-24 15:32 ` [PATCH v1 0/3] platform/x86/amd: Add S0ix support to the Xbox Ally Mario Limonciello
2025-10-24 15:38 ` Antheas Kapenekakis
2025-10-24 15:45 ` Mario Limonciello
2025-10-31 13:07 ` Mario Limonciello (AMD) (kernel.org)
2025-11-05 12:24 ` Ilpo Järvinen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a10c7757-567d-4312-b72d-159ab0c41ece@kernel.org \
--to=superm1@kernel.org \
--cc=Shyam-sundar.S-k@amd.com \
--cc=alexander.deucher@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lkml@antheas.dev \
--cc=perry.yuan@amd.com \
--cc=platform-driver-x86@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox