From: "Zbigniew Kempczyński" <zbigniew.kempczynski@intel.com>
To: igt-dev@lists.freedesktop.org
Cc: "Zbigniew Kempczyński" <zbigniew.kempczynski@intel.com>
Subject: [PATCH i-g-t v2 05/10] lib/intel_bufops: Start supporting compression on Xe2+
Date: Fri, 26 Apr 2024 11:01:12 +0200 [thread overview]
Message-ID: <20240426090117.78060-6-zbigniew.kempczynski@intel.com> (raw)
In-Reply-To: <20240426090117.78060-1-zbigniew.kempczynski@intel.com>
Xe2+ uses unified compression where PAT index determines using
compressed pages so lets add support of that to intel-buf. It is
necessary to run render-copy with compression on those platforms.
Signed-off-by: Zbigniew Kempczyński <zbigniew.kempczynski@intel.com>
---
lib/intel_bufops.c | 23 ++++++++++++++++++++---
1 file changed, 20 insertions(+), 3 deletions(-)
diff --git a/lib/intel_bufops.c b/lib/intel_bufops.c
index 3bf89798ba..c4ab94b464 100644
--- a/lib/intel_bufops.c
+++ b/lib/intel_bufops.c
@@ -934,8 +934,14 @@ static void __intel_buf_init(struct buf_ops *bops,
if (__gem_create_in_memory_regions(bops->fd, &buf->handle, &bo_size, region))
igt_assert_eq(__gem_create(bops->fd, &bo_size, &buf->handle), 0);
} else {
+ uint16_t cpu_caching = __xe_default_cpu_caching(bops->fd, region, 0);
+
+ if (AT_LEAST_GEN(bops->devid, 20) && compression)
+ cpu_caching = DRM_XE_GEM_CPU_CACHING_WC;
+
bo_size = ALIGN(bo_size, xe_get_default_alignment(bops->fd));
- buf->handle = xe_bo_create(bops->fd, 0, bo_size, region, 0);
+ buf->handle = xe_bo_create_caching(bops->fd, 0, bo_size, region, 0,
+ cpu_caching);
}
}
@@ -970,11 +976,16 @@ void intel_buf_init(struct buf_ops *bops,
uint32_t tiling, uint32_t compression)
{
uint64_t region;
+ uint8_t pat_index = DEFAULT_PAT_INDEX;
+
+ if (compression && AT_LEAST_GEN(bops->devid, 20))
+ pat_index = intel_get_pat_idx_uc_comp(bops->fd);
region = bops->driver == INTEL_DRIVER_I915 ? I915_SYSTEM_MEMORY :
system_memory(bops->fd);
__intel_buf_init(bops, 0, buf, width, height, bpp, alignment,
- tiling, compression, 0, 0, region, DEFAULT_PAT_INDEX,
+ tiling, compression, 0, 0, region,
+ pat_index,
DEFAULT_MOCS_INDEX);
intel_buf_set_ownership(buf, true);
@@ -991,8 +1002,14 @@ void intel_buf_init_in_region(struct buf_ops *bops,
uint32_t tiling, uint32_t compression,
uint64_t region)
{
+ uint8_t pat_index = DEFAULT_PAT_INDEX;
+
+ if (compression && AT_LEAST_GEN(bops->devid, 20))
+ pat_index = intel_get_pat_idx_uc_comp(bops->fd);
+
__intel_buf_init(bops, 0, buf, width, height, bpp, alignment,
- tiling, compression, 0, 0, region, DEFAULT_PAT_INDEX,
+ tiling, compression, 0, 0, region,
+ pat_index,
DEFAULT_MOCS_INDEX);
intel_buf_set_ownership(buf, true);
--
2.34.1
next prev parent reply other threads:[~2024-04-26 9:01 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-04-26 9:01 [PATCH i-g-t v2 00/10] Add render-copy compression on Xe+ Zbigniew Kempczyński
2024-04-26 9:01 ` [PATCH i-g-t v2 01/10] lib/intel_bufops: Store devid on buffer ops creation Zbigniew Kempczyński
2024-04-26 9:01 ` [PATCH i-g-t v2 02/10] lib/intel_blt: Rename confusing fb tile to i915 tile Zbigniew Kempczyński
2024-04-26 11:11 ` Karolina Stolarek
2024-04-26 11:27 ` Zbigniew Kempczyński
2024-04-26 11:46 ` Karolina Stolarek
2024-04-26 9:01 ` [PATCH i-g-t v2 03/10] lib/intel_blt: Add i915 -> blt tile helper converter Zbigniew Kempczyński
2024-04-26 11:04 ` Karolina Stolarek
2024-04-26 9:01 ` [PATCH i-g-t v2 04/10] lib/intel_bufops: Drop tilings restrictions Zbigniew Kempczyński
2024-04-26 9:01 ` Zbigniew Kempczyński [this message]
2024-04-26 9:01 ` [PATCH i-g-t v2 06/10] lib/rendercopy_gen9: Allow to use all tilings on flatccs platforms Zbigniew Kempczyński
2024-04-26 13:23 ` Karolina Stolarek
2024-04-26 9:01 ` [PATCH i-g-t v2 07/10] lib/intel_cmds_info: Define tiling macros Zbigniew Kempczyński
2024-04-26 13:14 ` Karolina Stolarek
2024-05-07 5:46 ` Zbigniew Kempczyński
2024-04-26 9:01 ` [PATCH i-g-t v2 08/10] lib/intel_cmds_info: Introduce render tilings Zbigniew Kempczyński
2024-04-26 13:18 ` Karolina Stolarek
2024-05-07 5:49 ` Zbigniew Kempczyński
2024-04-26 9:01 ` [PATCH i-g-t v2 09/10] lib/intel_blt: Add render tilings and compression support helper Zbigniew Kempczyński
2024-04-26 11:16 ` Karolina Stolarek
2024-04-26 13:19 ` Karolina Stolarek
2024-04-26 9:01 ` [PATCH i-g-t v2 10/10] tests/xe_render_copy: Add subtest which exercises compression Zbigniew Kempczyński
2024-04-26 10:03 ` ✓ Fi.CI.BAT: success for Add render-copy compression on Xe+ (rev2) Patchwork
2024-04-26 10:20 ` ✓ CI.xeBAT: " Patchwork
2024-04-26 12:12 ` ✗ CI.xeFULL: failure " Patchwork
2024-04-26 14:00 ` ✗ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240426090117.78060-6-zbigniew.kempczynski@intel.com \
--to=zbigniew.kempczynski@intel.com \
--cc=igt-dev@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox