From: "Ceraolo Spurio, Daniele" <daniele.ceraolospurio@intel.com>
To: Matt Roper <matthew.d.roper@intel.com>,
<intel-gfx@lists.freedesktop.org>
Cc: dri-devel@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH 8/8] drm/i915/mtl: Hook up interrupts for standalone media
Date: Thu, 1 Sep 2022 16:42:35 -0700 [thread overview]
Message-ID: <0e0a548e-cf04-582f-33a7-ef7d886aa1de@intel.com> (raw)
In-Reply-To: <20220829170238.969875-9-matthew.d.roper@intel.com>
On 8/29/2022 10:02 AM, Matt Roper wrote:
> Top-level handling of standalone media interrupts will be processed as
> part of the primary GT's interrupt handler (since primary and media GTs
> share an MMIO space, unlike remote tile setups). When we get down to
> the point of handling engine interrupts, we need to take care to lookup
> VCS and VECS engines in the media GT rather than the primary.
>
> There are also a couple of additional "other" instance bits that
> correspond to the media GT's GuC and media GT's power management
> interrupts; we need to direct those to the media GT instance as well.
>
> Bspec: 45605
> Cc: Anusha Srivatsa <anusha.srivatsa@intel.com>
> Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Daniele
> ---
> drivers/gpu/drm/i915/gt/intel_gt_irq.c | 19 +++++++++++++++++++
> drivers/gpu/drm/i915/gt/intel_gt_regs.h | 2 ++
> drivers/gpu/drm/i915/gt/intel_sa_media.c | 7 +++++++
> drivers/gpu/drm/i915/i915_drv.h | 3 +++
> 4 files changed, 31 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/gt/intel_gt_irq.c b/drivers/gpu/drm/i915/gt/intel_gt_irq.c
> index 0dfd0c42d00d..f26882fdc24c 100644
> --- a/drivers/gpu/drm/i915/gt/intel_gt_irq.c
> +++ b/drivers/gpu/drm/i915/gt/intel_gt_irq.c
> @@ -59,11 +59,17 @@ static void
> gen11_other_irq_handler(struct intel_gt *gt, const u8 instance,
> const u16 iir)
> {
> + struct intel_gt *media_gt = gt->i915->media_gt;
> +
> if (instance == OTHER_GUC_INSTANCE)
> return guc_irq_handler(>->uc.guc, iir);
> + if (instance == OTHER_MEDIA_GUC_INSTANCE && media_gt)
> + return guc_irq_handler(&media_gt->uc.guc, iir);
>
> if (instance == OTHER_GTPM_INSTANCE)
> return gen11_rps_irq_handler(>->rps, iir);
> + if (instance == OTHER_MEDIA_GTPM_INSTANCE && media_gt)
> + return gen11_rps_irq_handler(&media_gt->rps, iir);
>
> if (instance == OTHER_KCR_INSTANCE)
> return intel_pxp_irq_handler(>->pxp, iir);
> @@ -81,6 +87,18 @@ gen11_engine_irq_handler(struct intel_gt *gt, const u8 class,
> {
> struct intel_engine_cs *engine;
>
> + /*
> + * Platforms with standalone media have their media engines in another
> + * GT.
> + */
> + if (MEDIA_VER(gt->i915) >= 13 &&
> + (class == VIDEO_DECODE_CLASS || class == VIDEO_ENHANCEMENT_CLASS)) {
> + if (!gt->i915->media_gt)
> + goto err;
> +
> + gt = gt->i915->media_gt;
> + }
> +
> if (instance <= MAX_ENGINE_INSTANCE)
> engine = gt->engine_class[class][instance];
> else
> @@ -89,6 +107,7 @@ gen11_engine_irq_handler(struct intel_gt *gt, const u8 class,
> if (likely(engine))
> return intel_engine_cs_irq(engine, iir);
>
> +err:
> WARN_ONCE(1, "unhandled engine interrupt class=0x%x, instance=0x%x\n",
> class, instance);
> }
> diff --git a/drivers/gpu/drm/i915/gt/intel_gt_regs.h b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
> index 05a40ef33258..21c7a225157f 100644
> --- a/drivers/gpu/drm/i915/gt/intel_gt_regs.h
> +++ b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
> @@ -1552,6 +1552,8 @@
> #define OTHER_GTPM_INSTANCE 1
> #define OTHER_KCR_INSTANCE 4
> #define OTHER_GSC_INSTANCE 6
> +#define OTHER_MEDIA_GUC_INSTANCE 16
> +#define OTHER_MEDIA_GTPM_INSTANCE 17
>
> #define GEN11_IIR_REG_SELECTOR(x) _MMIO(0x190070 + ((x) * 4))
>
> diff --git a/drivers/gpu/drm/i915/gt/intel_sa_media.c b/drivers/gpu/drm/i915/gt/intel_sa_media.c
> index cf3053710bbf..41c270f103cf 100644
> --- a/drivers/gpu/drm/i915/gt/intel_sa_media.c
> +++ b/drivers/gpu/drm/i915/gt/intel_sa_media.c
> @@ -36,5 +36,12 @@ int intel_sa_mediagt_setup(struct intel_gt *gt, phys_addr_t phys_addr,
> gt->uncore = uncore;
> gt->phys_addr = phys_addr;
>
> + /*
> + * For current platforms we can assume there's only a single
> + * media GT and cache it for quick lookup.
> + */
> + drm_WARN_ON(&i915->drm, i915->media_gt);
> + i915->media_gt = gt;
> +
> return 0;
> }
> diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
> index d45dca70bfa6..917958d42805 100644
> --- a/drivers/gpu/drm/i915/i915_drv.h
> +++ b/drivers/gpu/drm/i915/i915_drv.h
> @@ -497,6 +497,9 @@ struct drm_i915_private {
>
> struct kobject *sysfs_gt;
>
> + /* Quick lookup of media GT (current platforms only have one) */
> + struct intel_gt *media_gt;
> +
> struct {
> struct i915_gem_contexts {
> spinlock_t lock; /* locks list */
next prev parent reply other threads:[~2022-09-01 23:42 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-29 17:02 [Intel-gfx] [PATCH 0/8] i915: Add "standalone media" support for MTL Matt Roper
2022-08-29 17:02 ` [Intel-gfx] [PATCH 1/8] drm/i915: Move locking and unclaimed check into mmio_debug_{suspend, resume} Matt Roper
2022-08-30 22:49 ` Sripada, Radhakrishna
2022-08-29 17:02 ` [Intel-gfx] [PATCH 2/8] drm/i915: Only hook up uncore->debug for primary uncore Matt Roper
2022-08-31 0:01 ` Sripada, Radhakrishna
2022-08-29 17:02 ` [Intel-gfx] [PATCH 3/8] drm/i915: Use managed allocations for extra uncore objects Matt Roper
2022-08-31 0:03 ` Sripada, Radhakrishna
2022-08-29 17:02 ` [Intel-gfx] [PATCH 4/8] drm/i915: Prepare more multi-GT initialization Matt Roper
2022-08-29 20:46 ` [Intel-gfx] [PATCH v2 " Matt Roper
2022-08-31 0:27 ` [Intel-gfx] [PATCH " Sripada, Radhakrishna
2022-08-29 17:02 ` [Intel-gfx] [PATCH 5/8] drm/i915: Rename and expose common GT early init routine Matt Roper
2022-08-31 0:33 ` Sripada, Radhakrishna
2022-08-29 17:02 ` [Intel-gfx] [PATCH 6/8] drm/i915/xelpmp: Expose media as another GT Matt Roper
2022-09-01 23:31 ` Ceraolo Spurio, Daniele
2022-08-29 17:02 ` [Intel-gfx] [PATCH 7/8] drm/i915/mtl: Use primary GT's irq lock for media GT Matt Roper
2022-09-01 23:39 ` Ceraolo Spurio, Daniele
2022-08-29 17:02 ` [Intel-gfx] [PATCH 8/8] drm/i915/mtl: Hook up interrupts for standalone media Matt Roper
2022-09-01 23:42 ` Ceraolo Spurio, Daniele [this message]
2022-08-29 20:28 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for i915: Add "standalone media" support for MTL Patchwork
2022-08-29 20:33 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2022-08-29 21:06 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for i915: Add "standalone media" support for MTL (rev2) Patchwork
2022-08-29 21:23 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-08-31 10:17 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0e0a548e-cf04-582f-33a7-ef7d886aa1de@intel.com \
--to=daniele.ceraolospurio@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=matthew.d.roper@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox