From: Chris Wilson <chris@chris-wilson.co.uk>
To: Daniel Vetter <daniel@ffwll.ch>
Cc: intel-gfx@lists.freedesktop.org,
Eugeni Dodonov <eugeni.dodonov@intel.com>
Subject: Re: [PATCH 11/29] drm/i915: share pipe count handling with Ivybridge
Date: Tue, 17 Apr 2012 12:38:06 +0100 [thread overview]
Message-ID: <1334662700_12561@CP5-2952> (raw)
In-Reply-To: <20120417112619.GL4104@phenom.ffwll.local>
On Tue, 17 Apr 2012 13:26:19 +0200, Daniel Vetter <daniel@ffwll.ch> wrote:
> On Tue, Apr 17, 2012 at 11:36:33AM +0100, Chris Wilson wrote:
> > On Tue, 17 Apr 2012 12:19:16 +0200, Daniel Vetter <daniel@ffwll.ch> wrote:
> > > On Fri, Apr 13, 2012 at 05:08:47PM -0300, Eugeni Dodonov wrote:
> > > > Reviewed-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
> > > > Signed-off-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
> > > > ---
> > > > drivers/gpu/drm/i915/intel_display.c | 2 +-
> > > > 1 file changed, 1 insertion(+), 1 deletion(-)
> > > >
> > > > diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> > > > index 3d78686..5ee652d 100644
> > > > --- a/drivers/gpu/drm/i915/intel_display.c
> > > > +++ b/drivers/gpu/drm/i915/intel_display.c
> > > > @@ -2427,7 +2427,7 @@ intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
> > > > case 1:
> > > > break;
> > > > case 2:
> > > > - if (IS_IVYBRIDGE(dev))
> > > > + if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
> > > > break;
> > > > /* fall through otherwise */
> > > > default:
> > >
> > > Imo this code is a rather funky way to check for 3 plane support ... I
> > > think we should just replace this entire switch statement with a
> > > if(WARN_ON(intel_crtc->plane > dev_priv->num_pipes)) return -EINVAL;
> > >
> > > Or has there been another reason for this? Chris, git blame says you've
> > > originally added this in 5c3b82e2, any comments?
> >
> > Yup, it's just a userspace (and internal consistency) validation check, so
> > if (pipe >= dev_priv->num_pipes) return -EINVAL; would have sufficed.
>
> Hm, how can userspace trigger this? It can only pass in crtc ids, which
> the drm core validates. intel_crtc->plane is completely in our control,
> hence why I think this can only be a driver bug. Or do I miss something?
Shooting the messanger here. :-p
Right, userspace cannot assign pipes, that is purely an internal detail.
So this can be promoted to a if (WARN(pipe >= num_pipes)) return -EINVAL;
or killed outright.
All I did in that commit was perform the existing consistency check
upfront, and return -EINVAL alongside the DRM_ERROR.
-Chris
--
Chris Wilson, Intel Open Source Technology Centre
next prev parent reply other threads:[~2012-04-17 11:38 UTC|newest]
Thread overview: 63+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-04-13 20:08 [PATCH 00/29] Haswell round 3 Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 01/29] drm/i915: add definition of LPT FDI port width registers Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 02/29] drm/i915: add WRPLL divider programming bits Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 03/29] drm/i915: add Haswell DIP controls registers Eugeni Dodonov
2012-04-17 10:12 ` Daniel Vetter
2012-04-17 12:02 ` Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 04/29] drm/i915: support infoframes on Haswell Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 05/29] drm/i915: prevent NULL pointer exception when using gmbus Eugeni Dodonov
2012-04-13 20:18 ` Chris Wilson
2012-04-14 0:26 ` Eugeni Dodonov
2012-04-14 15:58 ` Daniel Vetter
2012-04-14 16:01 ` Chris Wilson
2012-04-13 20:08 ` [PATCH 06/29] drm/i915: add support for SBI ops Eugeni Dodonov
2012-04-13 20:26 ` Chris Wilson
2012-04-14 0:28 ` Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 07/29] drm/i915: calculate same watermarks on Haswell as on Ivy Bridge Eugeni Dodonov
2012-04-13 20:27 ` Chris Wilson
2012-04-13 20:08 ` [PATCH 08/29] drm/i915: share forcewaking code between IVB and HSW Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 09/29] drm/i915: haswell has 3 pipes as well Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 10/29] drm/i915: reuse Ivybridge interrupts code for Haswell Eugeni Dodonov
2012-04-15 23:29 ` Daniel Vetter
2012-04-13 20:08 ` [PATCH 11/29] drm/i915: share pipe count handling with Ivybridge Eugeni Dodonov
2012-04-17 10:19 ` Daniel Vetter
2012-04-17 10:36 ` Chris Wilson
2012-04-17 11:26 ` Daniel Vetter
2012-04-17 11:38 ` Chris Wilson [this message]
2012-04-13 20:08 ` [PATCH 12/29] drm/i915: share IVB cursor routine with Haswell Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 13/29] drm/i915: show unknown sdvox registers on hdmi init Eugeni Dodonov
2012-04-17 10:20 ` Daniel Vetter
2012-04-13 20:08 ` [PATCH 14/29] drm/i915: do not use fdi_normal_train on haswell Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 15/29] drm/i915: do not enable PCH PLL on pre-haswell Eugeni Dodonov
2012-04-13 20:55 ` Chris Wilson
2012-04-14 0:31 ` Eugeni Dodonov
2012-04-15 23:52 ` Daniel Vetter
2012-04-13 20:08 ` [PATCH 16/29] drm/i915: detect PCH encoders on Haswell Eugeni Dodonov
2012-04-17 10:21 ` Daniel Vetter
2012-04-13 20:08 ` [PATCH 17/29] drm/i915: enable power wells on haswell init Eugeni Dodonov
2012-04-13 21:03 ` Chris Wilson
2012-04-14 1:26 ` Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 18/29] drm/i915: disable rc6 on haswell for now Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 19/29] drm/i915: program WM_LINETIME on Haswell Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 20/29] drm/i915: do not use old code paths " Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 21/29] drm/i915: initialize DDI buffer translations Eugeni Dodonov
2012-04-13 21:05 ` Chris Wilson
2012-04-13 21:11 ` Chris Wilson
2012-04-14 1:32 ` Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 22/29] drm/i915: perform Haswell DDI link training in FDI mode Eugeni Dodonov
2012-04-13 20:08 ` [PATCH 23/29] drm/i915: disable pipe DDI function when disabling pipe Eugeni Dodonov
2012-04-13 20:09 ` [PATCH 24/29] drm/i915: program iCLKIP on Lynx Point Eugeni Dodonov
2012-04-15 23:49 ` Daniel Vetter
2012-04-16 0:44 ` Eugeni Dodonov
2012-04-16 8:26 ` Chris Wilson
2012-04-16 8:56 ` Daniel Vetter
2012-04-13 20:09 ` [PATCH 25/29] drm/i915: detect digital outputs on Haswell Eugeni Dodonov
2012-04-13 21:17 ` Chris Wilson
2012-04-14 0:37 ` Eugeni Dodonov
2012-04-15 23:36 ` Daniel Vetter
2012-04-13 20:09 ` [PATCH 26/29] drm/i915: add support for DDI-controlled digital outputs Eugeni Dodonov
2012-04-13 20:09 ` [PATCH 27/29] drm/i915: add WR PLL programming table Eugeni Dodonov
2012-04-13 20:09 ` [PATCH 28/29] drm/i915: prepare HDMI link for Haswell Eugeni Dodonov
2012-04-13 20:09 ` [PATCH 29/29] drm/i915: hook Haswell devices in place Eugeni Dodonov
2012-04-17 10:49 ` [PATCH 00/29] Haswell round 3 Daniel Vetter
2012-04-17 11:58 ` Eugeni Dodonov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1334662700_12561@CP5-2952 \
--to=chris@chris-wilson.co.uk \
--cc=daniel@ffwll.ch \
--cc=eugeni.dodonov@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox