From: Daniel Vetter <daniel.vetter@ffwll.ch>
To: Intel Graphics Development <intel-gfx@lists.freedesktop.org>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>
Subject: [PATCH 00/19] [RFC] introduce struct intel_pipe_config
Date: Wed, 13 Feb 2013 12:32:03 +0100 [thread overview]
Message-ID: <1360755142-19145-1-git-send-email-daniel.vetter@ffwll.ch> (raw)
Hi all
So this is my old attempt to push our modeset infrastructure a bit further,
rebased on top of latest dinq. Originally I wanted to push this a bit further
still before submitting for rfc, but with fastboot picking up I think it's
better to throw it out there now.
Roughly this adds a new intel_pipe_config struct which will (eventually) contain
all the configuration parameters of an output pipe. With this I aim to solve a
bunch of issues with the current code:
- We have a lot of encoder/output specific logic in our crtc code. Having a
struct to conveniently store flags and other special cases allows us to move
that logic into encoder callbacks. A few examples are bpp selection/dithering,
limited range selection, pixel clock computations, ... To have a few examples,
this series converts all users of the mode->flag and the bpp selection.
- Shared resources are currently not checked or only after we've started to
change the hw state already. Examples are shared plls, shared fdi b/c lanes,
but also memory bw (we don't bother about this yet) and similar stuff. If the
code is restructured to compute the pipe config first and only then start
touching the hw, we can fix this. Fixing this is a requirement to get a
possible "check mode" of atomic modesetting working correctly.
- Intermingling of configuration selection and hw setup leads to inflexible
code. Best example is probably the bpp selection - some of the constraints
like fdi link bw are computed way too late, after e.g. the DP output has
computed link clock values already. So we can't adjust it any more and are
left with the only option to fail the modeset.
Originally I've wanted to implement better handling of fdi b/c 2 lane
configurations as a proof-of-concept of this, hence just rfc. I'll try to
amend this over the next few days.
- Lacking infrastructure for fastboot hw state readout. I'm firmly of the
opinion that if we want fastboot to work on all the insane configuraions out
there, we need really solid hw state readout support. Hence this series also
adds pipe_config readout support and starts with some very minimal support for
comparing different such states.
Comments, flames and ideas for the patches themselves, but also for the above
issues in general highly welcome.
Cheers, Daniel
Daniel Vetter (19):
drm/i915: introduce struct intel_crtc_config
drm/i915: compute pipe_config earlier
drm/i915: add pipe_config->timings_set
drm/i915: add pipe_config->pixel_multiplier
drm/i915: add pipe_config->has_pch_encoder
drm/i915: clear up the fdi/dp set_m_n confusion
drm/i915: move pipe bpp computation to pipe_config
drm/i915: clean up plane bpp confusion
drm/i915: clean up pipe bpp confusion
drm/i915: move dp_m_n computation to dp_encoder->compute_config
drm/i915: track dp target_clock in pipe_config
drm/i915: rip out superflous is_dp&is_cpu_edp tracking
drm/i915: add hw state readout/checking for pipe_config
drm/i915: hw readout support for ->has_pch_encoders
drm/i915: gen2 has no tv out support
drm/i915: create pipe_config->dpll for clock state
drm/i915: move dp clock computations to encoder->compute_config
drm/i915: add pipe_config->limited_color_range
drm/i915: use pipe_config for lvds dithering
drivers/gpu/drm/i915/i915_drv.h | 9 +-
drivers/gpu/drm/i915/intel_crt.c | 12 +-
drivers/gpu/drm/i915/intel_ddi.c | 27 +-
drivers/gpu/drm/i915/intel_display.c | 975 ++++++++++++++++-------------------
drivers/gpu/drm/i915/intel_dp.c | 231 ++++-----
drivers/gpu/drm/i915/intel_drv.h | 106 ++--
drivers/gpu/drm/i915/intel_hdmi.c | 35 +-
drivers/gpu/drm/i915/intel_lvds.c | 36 +-
drivers/gpu/drm/i915/intel_sdvo.c | 50 +-
drivers/gpu/drm/i915/intel_tv.c | 14 +-
10 files changed, 730 insertions(+), 765 deletions(-)
--
1.7.11.7
next reply other threads:[~2013-02-13 11:43 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-02-13 11:32 Daniel Vetter [this message]
2013-02-13 11:32 ` [PATCH 01/19] drm/i915: introduce struct intel_crtc_config Daniel Vetter
2013-02-13 11:32 ` [PATCH 02/19] drm/i915: compute pipe_config earlier Daniel Vetter
2013-02-13 11:32 ` [PATCH 03/19] drm/i915: add pipe_config->timings_set Daniel Vetter
2013-02-13 11:32 ` [PATCH 04/19] drm/i915: add pipe_config->pixel_multiplier Daniel Vetter
2013-02-13 11:32 ` [PATCH 05/19] drm/i915: add pipe_config->has_pch_encoder Daniel Vetter
2013-02-13 11:32 ` [PATCH 06/19] drm/i915: clear up the fdi/dp set_m_n confusion Daniel Vetter
2013-02-13 11:32 ` [PATCH 07/19] drm/i915: move pipe bpp computation to pipe_config Daniel Vetter
2013-02-13 11:32 ` [PATCH 08/19] drm/i915: clean up plane bpp confusion Daniel Vetter
2013-02-13 11:32 ` [PATCH 09/19] drm/i915: clean up pipe " Daniel Vetter
2013-02-13 11:32 ` [PATCH 10/19] drm/i915: move dp_m_n computation to dp_encoder->compute_config Daniel Vetter
2013-02-13 11:32 ` [PATCH 11/19] drm/i915: track dp target_clock in pipe_config Daniel Vetter
2013-02-13 11:32 ` [PATCH 12/19] drm/i915: rip out superflous is_dp&is_cpu_edp tracking Daniel Vetter
2013-02-13 11:32 ` [PATCH 13/19] drm/i915: add hw state readout/checking for pipe_config Daniel Vetter
2013-02-13 11:32 ` [PATCH 14/19] drm/i915: hw readout support for ->has_pch_encoders Daniel Vetter
2013-02-13 11:32 ` [PATCH 15/19] drm/i915: gen2 has no tv out support Daniel Vetter
2013-02-13 11:32 ` [PATCH 16/19] drm/i915: create pipe_config->dpll for clock state Daniel Vetter
2013-02-13 11:32 ` [PATCH 17/19] drm/i915: move dp clock computations to encoder->compute_config Daniel Vetter
2013-02-13 11:32 ` [PATCH 18/19] drm/i915: add pipe_config->limited_color_range Daniel Vetter
2013-02-13 11:32 ` [PATCH 19/19] drm/i915: use pipe_config for lvds dithering Daniel Vetter
2013-02-13 14:03 ` [PATCH 00/19] [RFC] introduce struct intel_pipe_config Chris Wilson
2013-02-13 15:57 ` Daniel Vetter
2013-02-14 22:28 ` Jesse Barnes
2013-02-15 10:05 ` Daniel Vetter
2013-02-15 16:48 ` Jesse Barnes
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1360755142-19145-1-git-send-email-daniel.vetter@ffwll.ch \
--to=daniel.vetter@ffwll.ch \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox