Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: Michal Wajdeczko <michal.wajdeczko@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.SPARSE: warning for GuC 32.0.3
Date: Fri, 29 Mar 2019 23:52:30 -0000	[thread overview]
Message-ID: <20190329235230.17316.8882@emeril.freedesktop.org> (raw)
In-Reply-To: <20190329221118.17308-1-michal.wajdeczko@intel.com>

== Series Details ==

Series: GuC 32.0.3
URL   : https://patchwork.freedesktop.org/series/58760/
State : warning

== Summary ==

$ dim sparse origin/drm-tip
Sparse version: v0.5.2
Commit: drm/i915/guc: Don't allow GuC submission on pre-Gen11
Okay!

Commit: drm/i915/guc: Simplify preparation of GuC parameter block
Okay!

Commit: drm/i915/guc: Update GuC firmware versions and names
Okay!

Commit: drm/i915/guc: Update GuC firmware CSS header
Okay!

Commit: drm/i915/guc: Update GuC boot parameters
Okay!

Commit: drm/i915/guc: Update GuC sleep status values
Okay!

Commit: drm/i915/guc: Update GuC sample-forcewake command
Okay!

Commit: drm/i915/guc: Always ask GuC to update power domain states
Okay!

Commit: drm/i915/guc: Update GuC ADS object definition
Okay!

Commit: drm/i915/guc: Reset GuC ADS during sanitize
Okay!

Commit: drm/i915/guc: New GuC interrupt register for Gen11
Okay!

Commit: drm/i915/guc: New GuC scratch registers for Gen11
Okay!

Commit: drm/i915/guc: Update GuC CTB response definition
Okay!

Commit: drm/i915/guc: Enable GuC CTB communication on Gen11
Okay!

Commit: drm/i915/huc: New HuC status register for Gen11
Okay!

Commit: drm/i915/guc: Define GuC firmware version for Icelake
Okay!

Commit: drm/i915/huc: Define HuC firmware version for Icelake
Okay!

Commit: drm/i915/guc: Treat GuC initialization failure as -EIO
Okay!

Commit: drm/i915/guc: New GuC IDs based on engine class and instance
Okay!

Commit: drm/i915/guc: Make use of the SW counter field in the context descriptor
-drivers/gpu/drm/i915/selftests/../i915_drv.h:3570:16: warning: expression using sizeof(void)
+drivers/gpu/drm/i915/selftests/../i915_drv.h:3577:16: warning: expression using sizeof(void)

Commit: drm/i915/guc: New GuC stage descriptors
-drivers/gpu/drm/i915/selftests/../i915_drv.h:3577:16: warning: expression using sizeof(void)
+drivers/gpu/drm/i915/selftests/../i915_drv.h:3578:16: warning: expression using sizeof(void)

Commit: drm/i915/guc: New GuC workqueue item submission mechanism
Okay!

Commit: drm/i915/guc: Add support for resume-parsing wq item
Okay!

Commit: drm/i915/guc: New reset-engine command
Okay!

Commit: drm/i915/guc: New engine-reset-complete message
Okay!

Commit: drm/i915/guc: Properly capture & release GuC interrupts on Gen11
Okay!

Commit: drm/i915/guc: Create vfuncs for the GuC interrupts control functions
-drivers/gpu/drm/i915/selftests/../i915_drv.h:3578:16: warning: expression using sizeof(void)
+drivers/gpu/drm/i915/selftests/../i915_drv.h:3600:16: warning: expression using sizeof(void)

Commit: drm/i915/guc: Correctly handle GuC interrupts on Gen11
-drivers/gpu/drm/i915/selftests/../i915_drv.h:3600:16: warning: expression using sizeof(void)
+drivers/gpu/drm/i915/selftests/../i915_drv.h:3604:16: warning: expression using sizeof(void)

Commit: HAX: prevent CI failures on pre-Gen11 configs with forced GuC
Okay!

Commit: HAX: Enable HuC
Okay!

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2019-03-29 23:52 UTC|newest]

Thread overview: 38+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-03-29 22:10 [PATCH 00/30] GuC 32.0.3 Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 01/30] drm/i915/guc: Don't allow GuC submission on pre-Gen11 Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 02/30] drm/i915/guc: Simplify preparation of GuC parameter block Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 03/30] drm/i915/guc: Update GuC firmware versions and names Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 04/30] drm/i915/guc: Update GuC firmware CSS header Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 05/30] drm/i915/guc: Update GuC boot parameters Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 06/30] drm/i915/guc: Update GuC sleep status values Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 07/30] drm/i915/guc: Update GuC sample-forcewake command Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 08/30] drm/i915/guc: Always ask GuC to update power domain states Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 09/30] drm/i915/guc: Update GuC ADS object definition Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 10/30] drm/i915/guc: Reset GuC ADS during sanitize Michal Wajdeczko
2019-03-29 22:10 ` [PATCH 11/30] drm/i915/guc: New GuC interrupt register for Gen11 Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 12/30] drm/i915/guc: New GuC scratch registers " Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 13/30] drm/i915/guc: Update GuC CTB response definition Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 14/30] drm/i915/guc: Enable GuC CTB communication on Gen11 Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 15/30] drm/i915/huc: New HuC status register for Gen11 Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 16/30] drm/i915/guc: Define GuC firmware version for Icelake Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 17/30] drm/i915/huc: Define HuC " Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 18/30] drm/i915/guc: Treat GuC initialization failure as -EIO Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 19/30] drm/i915/guc: New GuC IDs based on engine class and instance Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 20/30] drm/i915/guc: Make use of the SW counter field in the context descriptor Michal Wajdeczko
2019-03-29 22:30   ` Chris Wilson
2019-03-29 22:11 ` [PATCH 21/30] drm/i915/guc: New GuC stage descriptors Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 22/30] drm/i915/guc: New GuC workqueue item submission mechanism Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 23/30] drm/i915/guc: Add support for resume-parsing wq item Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 24/30] drm/i915/guc: New reset-engine command Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 25/30] drm/i915/guc: New engine-reset-complete message Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 26/30] drm/i915/guc: Properly capture & release GuC interrupts on Gen11 Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 27/30] drm/i915/guc: Create vfuncs for the GuC interrupts control functions Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 28/30] drm/i915/guc: Correctly handle GuC interrupts on Gen11 Michal Wajdeczko
2019-03-29 22:37   ` Chris Wilson
2019-03-29 22:11 ` [PATCH 29/30] HAX: prevent CI failures on pre-Gen11 configs with forced GuC Michal Wajdeczko
2019-03-29 22:11 ` [PATCH 30/30] HAX: Enable HuC Michal Wajdeczko
2019-04-08  8:43   ` [HAX] 38d37fb30c: stderr.xinit:giving_up kernel test robot
2019-03-29 23:40 ` ✗ Fi.CI.CHECKPATCH: warning for GuC 32.0.3 Patchwork
2019-03-29 23:52 ` Patchwork [this message]
2019-03-30  0:34 ` ✗ Fi.CI.BAT: failure " Patchwork
2019-03-30  0:49   ` Chris Wilson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190329235230.17316.8882@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=michal.wajdeczko@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox