public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: Anshuman Gupta <anshuman.gupta@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✓ Fi.CI.BAT: success for DC3CO Support for TGL test with DC3CO IGT
Date: Thu, 03 Oct 2019 10:20:02 -0000	[thread overview]
Message-ID: <20191003102002.3223.15797@emeril.freedesktop.org> (raw)
In-Reply-To: <20191003081738.22101-1-anshuman.gupta@intel.com>

== Series Details ==

Series: DC3CO Support for TGL test with DC3CO IGT
URL   : https://patchwork.freedesktop.org/series/67525/
State : success

== Summary ==

CI Bug Log - changes from CI_DRM_6996 -> Patchwork_14642
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/index.html

Possible new issues
-------------------

  Here are the unknown changes that may have been introduced in Patchwork_14642:

### IGT changes ###

#### Possible regressions ####

  * {igt@i915_pm_dc@dc3co-vpb-simulation} (NEW):
    - {fi-icl-dsi}:       NOTRUN -> [SKIP][1]
   [1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-icl-dsi/igt@i915_pm_dc@dc3co-vpb-simulation.html
    - {fi-icl-u4}:        NOTRUN -> [SKIP][2]
   [2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-icl-u4/igt@i915_pm_dc@dc3co-vpb-simulation.html
    - fi-icl-u2:          NOTRUN -> [SKIP][3]
   [3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-icl-u2/igt@i915_pm_dc@dc3co-vpb-simulation.html
    - fi-cml-u2:          NOTRUN -> [SKIP][4]
   [4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-cml-u2/igt@i915_pm_dc@dc3co-vpb-simulation.html
    - {fi-cml-s}:         NOTRUN -> [SKIP][5]
   [5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-cml-s/igt@i915_pm_dc@dc3co-vpb-simulation.html

  
New tests
---------

  New tests have been introduced between CI_DRM_6996 and Patchwork_14642:

### New IGT tests (1) ###

  * igt@i915_pm_dc@dc3co-vpb-simulation:
    - Statuses : 1 pass(s) 41 skip(s)
    - Exec time: [0.0, 4.09] s

  

Known issues
------------

  Here are the changes found in Patchwork_14642 that come from known issues:

### IGT changes ###

#### Issues hit ####

  * igt@i915_module_load@reload:
    - fi-blb-e6850:       [PASS][6] -> [INCOMPLETE][7] ([fdo#107718])
   [6]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_6996/fi-blb-e6850/igt@i915_module_load@reload.html
   [7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-blb-e6850/igt@i915_module_load@reload.html

  
#### Possible fixes ####

  * igt@i915_selftest@live_gem_contexts:
    - {fi-tgl-u}:         [INCOMPLETE][8] -> [PASS][9]
   [8]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_6996/fi-tgl-u/igt@i915_selftest@live_gem_contexts.html
   [9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-tgl-u/igt@i915_selftest@live_gem_contexts.html

  * igt@i915_selftest@live_hangcheck:
    - fi-cfl-8109u:       [INCOMPLETE][10] ([fdo#106070]) -> [PASS][11]
   [10]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_6996/fi-cfl-8109u/igt@i915_selftest@live_hangcheck.html
   [11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-cfl-8109u/igt@i915_selftest@live_hangcheck.html

  
#### Warnings ####

  * igt@i915_module_load@reload:
    - fi-icl-u2:          [DMESG-WARN][12] ([fdo#110595]) -> [DMESG-WARN][13] ([fdo#110595] / [fdo#111214])
   [12]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_6996/fi-icl-u2/igt@i915_module_load@reload.html
   [13]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/fi-icl-u2/igt@i915_module_load@reload.html

  
  {name}: This element is suppressed. This means it is ignored when computing
          the status of the difference (SUCCESS, WARNING, or FAILURE).

  [fdo#106070]: https://bugs.freedesktop.org/show_bug.cgi?id=106070
  [fdo#107718]: https://bugs.freedesktop.org/show_bug.cgi?id=107718
  [fdo#110595]: https://bugs.freedesktop.org/show_bug.cgi?id=110595
  [fdo#111214]: https://bugs.freedesktop.org/show_bug.cgi?id=111214


Participating hosts (52 -> 43)
------------------------------

  Missing    (9): fi-ilk-m540 fi-hsw-4200u fi-byt-squawks fi-bsw-cyan fi-apl-guc fi-icl-y fi-icl-guc fi-byt-clapper fi-bdw-samus 


Build changes
-------------

  * CI: CI-20190529 -> None
  * IGT: IGT_5210 -> IGTPW_3531
  * Linux: CI_DRM_6996 -> Patchwork_14642

  CI-20190529: 20190529
  CI_DRM_6996: 98596d29a3cff9d996c42468eb606036faf42954 @ git://anongit.freedesktop.org/gfx-ci/linux
  IGTPW_3531: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_3531/index.html
  IGT_5210: 74f55119f9920b65996535210a09147997804136 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
  Patchwork_14642: 0e2031500f6d744f3bea3bde4c00e2ee7fefa95f @ git://anongit.freedesktop.org/gfx-ci/linux


== Linux commits ==

0e2031500f6d drm/i915/tgl: Add DC3CO counter in i915_dmc_info
552a6d9759e0 drm/i915/tgl: Switch between dc3co and dc5 based on display idleness
e2f6b0ee1a22 drm/i915/tgl: Do modeset to enable and configure DC3CO exitline
8abf259c21df drm/i915/tgl: Enable DC3CO state in "DC Off" power well
1e0dc8871bed drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask
394fcdf39c39 drm/i915/tgl: Add DC3CO required register and bits

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_14642/index.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2019-10-03 10:20 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-10-03  8:17 [PATCH v10 RESEND 0/6] DC3CO Support for TGL test with DC3CO IGT Anshuman Gupta
2019-10-03  8:17 ` [PATCH v10 1/6] drm/i915/tgl: Add DC3CO required register and bits Anshuman Gupta
2019-10-04 15:48   ` Ville Syrjälä
2019-10-04 16:40     ` Anshuman Gupta
2019-10-07  9:46   ` Anshuman Gupta
2019-10-03  8:17 ` [PATCH v10 2/6] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask Anshuman Gupta
2019-10-03  8:17 ` [PATCH v10 3/6] drm/i915/tgl: Enable DC3CO state in "DC Off" power well Anshuman Gupta
2019-10-03  8:17 ` [PATCH v10 4/6] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline Anshuman Gupta
2019-10-03  8:17 ` [PATCH v10 5/6] drm/i915/tgl: Switch between dc3co and dc5 based on display idleness Anshuman Gupta
2019-10-03  8:17 ` [PATCH v10 6/6] drm/i915/tgl: Add DC3CO counter in i915_dmc_info Anshuman Gupta
2019-10-03 10:20 ` Patchwork [this message]
2019-10-03 16:37 ` ✓ Fi.CI.IGT: success for DC3CO Support for TGL test with DC3CO IGT Patchwork
2019-10-07 10:46 ` ✗ Fi.CI.BAT: failure for DC3CO Support for TGL test with DC3CO IGT (rev2) Patchwork
2019-10-07 11:02   ` Anshuman Gupta
2019-10-07 13:31     ` Vudum, Lakshminarayana
2019-10-07 15:14 ` ✓ Fi.CI.BAT: success " Patchwork
2019-10-07 18:37 ` ✗ Fi.CI.IGT: failure " Patchwork
2019-10-08  8:28   ` Imre Deak
2019-10-08  8:40     ` Gupta, Anshuman
2019-10-08  8:50       ` Vudum, Lakshminarayana

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20191003102002.3223.15797@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=anshuman.gupta@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox