From: Imre Deak <imre.deak@intel.com>
To: Jani Nikula <jani.nikula@linux.intel.com>
Cc: intel-gfx@lists.freedesktop.org,
"Ville Syrjälä" <ville.syrjala@linux.intel.com>
Subject: Re: [Intel-gfx] [PATCH 6/6] drm/i915/dp: Sanitize link common rate array lookups
Date: Wed, 20 Oct 2021 12:06:24 +0300 [thread overview]
Message-ID: <20211020090624.GA1662819@ideak-desk.fi.intel.com> (raw)
In-Reply-To: <87fsswq0nx.fsf@intel.com>
On Tue, Oct 19, 2021 at 10:23:14PM +0300, Jani Nikula wrote:
> On Mon, 18 Oct 2021, Imre Deak <imre.deak@intel.com> wrote:
> > Add an assert that lookups from the intel_dp->common_rates[] array
> > are always valid.
>
> The one thought I had here was that if we're adding helper functions for
> accessing common rates, they should probably be of the form "this is the
> rate I have now, give me a slower rate" instead of making the index part
> of the interface. The index doesn't really mean anything, and if we want
> to avoid overflows, it should be hidden from the interfaces.
intel_dp_rate_index() is also part of the interface, but I suppose it
could be improved.
> But again, can be follow-up.
>
> BR,
> Jani.
>
>
> >
> > Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > Signed-off-by: Imre Deak <imre.deak@intel.com>
> > ---
> > drivers/gpu/drm/i915/display/intel_dp.c | 33 ++++++++++++-------------
> > 1 file changed, 16 insertions(+), 17 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c
> > index f8082eb8e7263..3869d454c10f0 100644
> > --- a/drivers/gpu/drm/i915/display/intel_dp.c
> > +++ b/drivers/gpu/drm/i915/display/intel_dp.c
> > @@ -267,10 +267,19 @@ static int intel_dp_common_len_rate_limit(const struct intel_dp *intel_dp,
> > intel_dp->num_common_rates, max_rate);
> > }
> >
> > +static int intel_dp_common_rate(struct intel_dp *intel_dp, int index)
> > +{
> > + if (drm_WARN_ON(&dp_to_i915(intel_dp)->drm,
> > + index < 0 || index >= intel_dp->num_common_rates))
> > + return 162000;
> > +
> > + return intel_dp->common_rates[index];
> > +}
> > +
> > /* Theoretical max between source and sink */
> > static int intel_dp_max_common_rate(struct intel_dp *intel_dp)
> > {
> > - return intel_dp->common_rates[intel_dp->num_common_rates - 1];
> > + return intel_dp_common_rate(intel_dp, intel_dp->num_common_rates - 1);
> > }
> >
> > /* Theoretical max between source and sink */
> > @@ -610,13 +619,13 @@ int intel_dp_get_link_train_fallback_values(struct intel_dp *intel_dp,
> > if (index > 0) {
> > if (intel_dp_is_edp(intel_dp) &&
> > !intel_dp_can_link_train_fallback_for_edp(intel_dp,
> > - intel_dp->common_rates[index - 1],
> > + intel_dp_common_rate(intel_dp, index - 1),
> > lane_count)) {
> > drm_dbg_kms(&i915->drm,
> > "Retrying Link training for eDP with same parameters\n");
> > return 0;
> > }
> > - intel_dp->max_link_rate = intel_dp->common_rates[index - 1];
> > + intel_dp->max_link_rate = intel_dp_common_rate(intel_dp, index - 1);
> > intel_dp->max_link_lane_count = lane_count;
> > } else if (lane_count > 1) {
> > if (intel_dp_is_edp(intel_dp) &&
> > @@ -1056,14 +1065,11 @@ static void intel_dp_print_rates(struct intel_dp *intel_dp)
> > int
> > intel_dp_max_link_rate(struct intel_dp *intel_dp)
> > {
> > - struct drm_i915_private *i915 = dp_to_i915(intel_dp);
> > int len;
> >
> > len = intel_dp_common_len_rate_limit(intel_dp, intel_dp->max_link_rate);
> > - if (drm_WARN_ON(&i915->drm, len <= 0))
> > - return 162000;
> >
> > - return intel_dp->common_rates[len - 1];
> > + return intel_dp_common_rate(intel_dp, len - 1);
> > }
> >
> > int intel_dp_rate_select(struct intel_dp *intel_dp, int rate)
> > @@ -1260,7 +1266,7 @@ intel_dp_compute_link_config_wide(struct intel_dp *intel_dp,
> > output_bpp);
> >
> > for (i = 0; i < intel_dp->num_common_rates; i++) {
> > - link_rate = intel_dp->common_rates[i];
> > + link_rate = intel_dp_common_rate(intel_dp, i);
> > if (link_rate < limits->min_rate ||
> > link_rate > limits->max_rate)
> > continue;
> > @@ -1508,17 +1514,10 @@ intel_dp_compute_link_config(struct intel_encoder *encoder,
> > &pipe_config->hw.adjusted_mode;
> > struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
> > struct link_config_limits limits;
> > - int common_len;
> > int ret;
> >
> > - common_len = intel_dp_common_len_rate_limit(intel_dp,
> > - intel_dp->max_link_rate);
> > -
> > - /* No common link rates between source and sink */
> > - drm_WARN_ON(encoder->base.dev, common_len <= 0);
> > -
> > - limits.min_rate = intel_dp->common_rates[0];
> > - limits.max_rate = intel_dp->common_rates[common_len - 1];
> > + limits.min_rate = intel_dp_common_rate(intel_dp, 0);
> > + limits.max_rate = intel_dp_max_link_rate(intel_dp);
> >
> > limits.min_lane_count = 1;
> > limits.max_lane_count = intel_dp_max_lane_count(intel_dp);
>
> --
> Jani Nikula, Intel Open Source Graphics Center
next prev parent reply other threads:[~2021-10-20 9:06 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-18 9:41 [Intel-gfx] [PATCH 0/6] drm/i915/dp: Fix link parameter use in lack of a valid DPCD Imre Deak
2021-10-18 9:41 ` [Intel-gfx] [PATCH 1/6] drm/i915/dp: Skip the HW readout of DPCD on disabled encoders Imre Deak
2021-10-18 9:41 ` [Intel-gfx] [PATCH 2/6] drm/i915/dp: Ensure sink rate values are always valid Imre Deak
2021-10-18 14:34 ` [Intel-gfx] [PATCH v2 " Imre Deak
2021-10-19 7:27 ` [Intel-gfx] [PATCH " Jani Nikula
2021-10-19 7:33 ` Imre Deak
2021-10-19 7:37 ` Jani Nikula
2021-10-19 7:39 ` Imre Deak
2021-10-19 18:37 ` Imre Deak
2021-10-19 19:17 ` Jani Nikula
2021-10-18 9:41 ` [Intel-gfx] [PATCH 3/6] drm/i915/dp: Ensure max link params " Imre Deak
2021-10-18 9:41 ` [Intel-gfx] [PATCH 4/6] drm/i915/dp: Ensure sink/link max lane count values " Imre Deak
2021-10-18 15:04 ` Ville Syrjälä
2021-10-18 15:13 ` Imre Deak
2021-10-18 15:27 ` Ville Syrjälä
2021-10-18 9:41 ` [Intel-gfx] [PATCH 5/6] drm/i915/dp: Sanitize sink rate DPCD register values Imre Deak
2021-10-18 9:41 ` [Intel-gfx] [PATCH 6/6] drm/i915/dp: Sanitize link common rate array lookups Imre Deak
2021-10-19 19:23 ` Jani Nikula
2021-10-20 9:06 ` Imre Deak [this message]
2021-10-20 9:53 ` Jani Nikula
2021-10-20 10:09 ` Ville Syrjälä
2021-10-18 12:31 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/dp: Fix link parameter use in lack of a valid DPCD Patchwork
2021-10-18 12:33 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-10-18 13:06 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2021-10-18 18:01 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/dp: Fix link parameter use in lack of a valid DPCD (rev2) Patchwork
2021-10-18 18:03 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-10-18 18:31 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-10-19 0:52 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2021-10-19 12:54 ` Imre Deak
2021-10-19 15:33 ` Vudum, Lakshminarayana
2021-10-19 16:32 ` Imre Deak
2021-10-19 14:45 ` [Intel-gfx] ✓ Fi.CI.IGT: success " Patchwork
2021-10-20 15:40 ` Imre Deak
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211020090624.GA1662819@ideak-desk.fi.intel.com \
--to=imre.deak@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@linux.intel.com \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox