From: Matt Roper <matthew.d.roper@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v2 00/13] i915: Prepare for Xe_HP compute engines
Date: Mon, 28 Feb 2022 09:42:32 -0800 [thread overview]
Message-ID: <20220228174245.1569581-1-matthew.d.roper@intel.com> (raw)
The Xe_HP architecture introduces compute engines as a new engine class.
These compute command streamers (CCS) are similar to the render engine,
except that they're intended for GPGPU usage and lack support for the 3D
pipeline.
For now we're just sending some initial "under the hood" preparation for
CCS engines without actually exposing them to userspace or adding them
to any platform's engine list yet. There may be a bit more GuC-related
updates necessary before it's safe to expose them, so the actual uabi
bits will come later once that's all worked out.
Daniele Ceraolo Spurio (3):
drm/i915/xehp: compute engine pipe_control
drm/i915/xehp/guc: enable compute engine inside GuC
drm/i915/xehp: handle fused off CCS engines
Matt Roper (8):
drm/i915/xehp: Define compute class and engine
drm/i915/xehp: CCS shares the render reset domain
drm/i915/xehp: Add Compute CS IRQ handlers
drm/i915/xehp: CCS should use RCS setup functions
drm/i915: Move context descriptor fields to intel_lrc.h
drm/i915/xehp: Define context scheduling attributes in lrc descriptor
drm/i915/xehp: Enable ccs/dual-ctx in RCU_MODE
drm/i915/xehp: Add compute workarounds
Matthew Brost (1):
drm/i915/xehp: Don't support parallel submission on compute / render
Srinivasan Shanmugam (1):
drm/i915/xehpsdv: Move render/compute engine reset domains related
workarounds
drivers/gpu/drm/i915/gem/i915_gem_context.c | 10 +++
.../drm/i915/gem/selftests/i915_gem_context.c | 8 +-
drivers/gpu/drm/i915/gt/gen8_engine_cs.c | 35 ++++++--
drivers/gpu/drm/i915/gt/intel_engine.h | 2 +
drivers/gpu/drm/i915/gt/intel_engine_cs.c | 83 +++++++++++++++++++
drivers/gpu/drm/i915/gt/intel_engine_types.h | 11 ++-
drivers/gpu/drm/i915/gt/intel_engine_user.c | 5 +-
.../drm/i915/gt/intel_execlists_submission.c | 24 +++++-
drivers/gpu/drm/i915/gt/intel_gpu_commands.h | 15 ++++
drivers/gpu/drm/i915/gt/intel_gt_irq.c | 15 +++-
drivers/gpu/drm/i915/gt/intel_gt_regs.h | 45 +++-------
drivers/gpu/drm/i915/gt/intel_lrc.c | 10 ++-
drivers/gpu/drm/i915/gt/intel_lrc.h | 51 ++++++++++++
drivers/gpu/drm/i915/gt/intel_sseu.c | 17 +++-
drivers/gpu/drm/i915/gt/intel_sseu.h | 4 +-
drivers/gpu/drm/i915/gt/intel_workarounds.c | 73 +++++++++++++---
drivers/gpu/drm/i915/gt/uc/intel_guc_ads.c | 5 ++
drivers/gpu/drm/i915/gt/uc/intel_guc_fwif.h | 32 +++++--
.../gpu/drm/i915/gt/uc/intel_guc_submission.c | 18 +++-
.../drm/i915/gt/uc/selftest_guc_multi_lrc.c | 4 +
drivers/gpu/drm/i915/i915_drv.h | 2 +
drivers/gpu/drm/i915/i915_reg.h | 4 +
22 files changed, 393 insertions(+), 80 deletions(-)
--
2.34.1
next reply other threads:[~2022-02-28 17:43 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-28 17:42 Matt Roper [this message]
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 01/13] drm/i915/xehp: Define compute class and engine Matt Roper
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 02/13] drm/i915/xehp: CCS shares the render reset domain Matt Roper
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 03/13] drm/i915/xehp: Add Compute CS IRQ handlers Matt Roper
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 04/13] drm/i915/xehp: compute engine pipe_control Matt Roper
2022-03-01 6:54 ` Lucas De Marchi
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 05/13] drm/i915/xehp: CCS should use RCS setup functions Matt Roper
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 06/13] drm/i915: Move context descriptor fields to intel_lrc.h Matt Roper
2022-03-01 6:57 ` Lucas De Marchi
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 07/13] drm/i915/xehp: Define context scheduling attributes in lrc descriptor Matt Roper
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 08/13] drm/i915/xehp/guc: enable compute engine inside GuC Matt Roper
2022-03-01 18:55 ` Ceraolo Spurio, Daniele
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 09/13] drm/i915/xehp: Enable ccs/dual-ctx in RCU_MODE Matt Roper
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 10/13] drm/i915/xehp: Don't support parallel submission on compute / render Matt Roper
2022-03-01 19:04 ` Ceraolo Spurio, Daniele
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 11/13] drm/i915/xehp: handle fused off CCS engines Matt Roper
2022-03-01 22:54 ` Matt Roper
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 12/13] drm/i915/xehp: Add compute workarounds Matt Roper
2022-03-01 19:31 ` Ceraolo Spurio, Daniele
2022-02-28 17:42 ` [Intel-gfx] [PATCH v2 13/13] drm/i915/xehpsdv: Move render/compute engine reset domains related workarounds Matt Roper
2022-02-28 22:48 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for i915: Prepare for Xe_HP compute engines Patchwork
2022-02-28 22:49 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-02-28 23:21 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-03-01 9:38 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220228174245.1569581-1-matthew.d.roper@intel.com \
--to=matthew.d.roper@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox