From: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com>
To: intel-gfx@lists.freedesktop.org,
Matt Roper <matthew.d.roper@intel.com>,
daniele.ceraolospurio@intel.com, john.c.harrison@intel.com,
vinay.belgaumkar@intel.com
Subject: [Intel-gfx] [PATCH 00/10] Enable compute and related WAs for DG2
Date: Wed, 13 Apr 2022 12:27:20 -0700 [thread overview]
Message-ID: <20220413192730.3608660-1-umesh.nerlige.ramappa@intel.com> (raw)
Enable compute, work arounds and relevant GuC FW for DG2.
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com>
Signed-off-by: John Harrison <John.C.Harrison@Intel.com>
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Signed-off-by: Vinay Belgaumkar <vinay.belgaumkar@intel.com>
Signed-off-by: Tilak Tangudu <tilak.tangudu@intel.com>
Daniele Ceraolo Spurio (1):
drm/i915: Xe_HP SDV and DG2 have 4 CCS engines
John Harrison (5):
drm/i915/guc: Update context registration to new GuC API
drm/i915/guc: Update scheduling policies to new GuC API
drm/i915/guc: Update to GuC version 70.1.1
drm/i915/guc: Enable GuC based workarounds for DG2
drm/i915/dg2: Enable Wa_22012727170/Wa_22012727685
Matt Roper (1):
drm/i915/xehp: Add compute engine ABI
Matthew Brost (1):
drm/i915/dg2: Enable Wa_14014475959 - RCS / CCS context exit
Tilak Tangudu (1):
drm/i915: Add Wa_22011802037 force cs halt
Vinay Belgaumkar (1):
drm/i915/guc: Apply Wa_16011777198
drivers/gpu/drm/i915/gt/gen8_engine_cs.c | 41 ++
drivers/gpu/drm/i915/gt/intel_engine_cs.c | 9 +
drivers/gpu/drm/i915/gt/intel_engine_regs.h | 1 +
drivers/gpu/drm/i915/gt/intel_engine_types.h | 8 +
drivers/gpu/drm/i915/gt/intel_engine_user.c | 2 +-
drivers/gpu/drm/i915/gt/intel_gpu_commands.h | 7 +
drivers/gpu/drm/i915/gt/intel_gt.c | 1 +
drivers/gpu/drm/i915/gt/intel_gt_pm.c | 9 +-
drivers/gpu/drm/i915/gt/intel_gt_regs.h | 18 +
drivers/gpu/drm/i915/gt/intel_reset.c | 5 +-
.../gpu/drm/i915/gt/uc/abi/guc_actions_abi.h | 4 +-
drivers/gpu/drm/i915/gt/uc/abi/guc_klvs_abi.h | 15 +
drivers/gpu/drm/i915/gt/uc/intel_guc.c | 35 ++
drivers/gpu/drm/i915/gt/uc/intel_guc.h | 5 -
drivers/gpu/drm/i915/gt/uc/intel_guc_fwif.h | 75 ++-
.../gpu/drm/i915/gt/uc/intel_guc_submission.c | 464 ++++++++++++------
drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c | 32 +-
drivers/gpu/drm/i915/i915_drm_client.c | 1 +
drivers/gpu/drm/i915/i915_drm_client.h | 2 +-
drivers/gpu/drm/i915/i915_pci.c | 6 +-
include/uapi/drm/i915_drm.h | 62 ++-
21 files changed, 580 insertions(+), 222 deletions(-)
--
2.35.1
next reply other threads:[~2022-04-13 19:27 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-13 19:27 Umesh Nerlige Ramappa [this message]
2022-04-13 19:27 ` [Intel-gfx] [PATCH 01/10] drm/i915/guc: Update context registration to new GuC API Umesh Nerlige Ramappa
2022-04-13 19:27 ` [Intel-gfx] [PATCH 02/10] drm/i915/guc: Update scheduling policies " Umesh Nerlige Ramappa
2022-04-13 19:27 ` [Intel-gfx] [PATCH 03/10] drm/i915/guc: Update to GuC version 70.1.1 Umesh Nerlige Ramappa
2022-04-13 19:27 ` [Intel-gfx] [PATCH 04/10] drm/i915/xehp: Add compute engine ABI Umesh Nerlige Ramappa
2022-04-13 19:27 ` [Intel-gfx] [PATCH 05/10] drm/i915: Xe_HP SDV and DG2 have 4 CCS engines Umesh Nerlige Ramappa
2022-04-13 19:27 ` [Intel-gfx] [PATCH 06/10] drm/i915: Add Wa_22011802037 force cs halt Umesh Nerlige Ramappa
2022-04-15 0:09 ` John Harrison
2022-04-13 19:27 ` [Intel-gfx] [PATCH 07/10] drm/i915/guc: Enable GuC based workarounds for DG2 Umesh Nerlige Ramappa
2022-04-15 20:29 ` Ceraolo Spurio, Daniele
2022-04-13 19:27 ` [Intel-gfx] [PATCH 08/10] drm/i915/guc: Apply Wa_16011777198 Umesh Nerlige Ramappa
2022-04-15 0:15 ` John Harrison
2022-04-13 19:27 ` [Intel-gfx] [PATCH 09/10] drm/i915/dg2: Enable Wa_14014475959 - RCS / CCS context exit Umesh Nerlige Ramappa
2022-04-15 0:21 ` John Harrison
2022-04-15 4:11 ` Matthew Brost
2022-04-13 19:27 ` [Intel-gfx] [PATCH 10/10] drm/i915/dg2: Enable Wa_22012727170/Wa_22012727685 Umesh Nerlige Ramappa
2022-04-15 0:22 ` John Harrison
2022-04-15 0:28 ` Umesh Nerlige Ramappa
2022-04-14 1:40 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Enable compute and related WAs for DG2 Patchwork
2022-04-14 1:40 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-04-14 2:02 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220413192730.3608660-1-umesh.nerlige.ramappa@intel.com \
--to=umesh.nerlige.ramappa@intel.com \
--cc=daniele.ceraolospurio@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=john.c.harrison@intel.com \
--cc=matthew.d.roper@intel.com \
--cc=vinay.belgaumkar@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox