Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Mika Kahola <mika.kahola@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v5 01/22] drm/i915/mtl: Initial DDI port setup
Date: Thu, 16 Mar 2023 13:13:14 +0200	[thread overview]
Message-ID: <20230316111335.66915-2-mika.kahola@intel.com> (raw)
In-Reply-To: <20230316111335.66915-1-mika.kahola@intel.com>

From: Clint Taylor <clinton.a.taylor@intel.com>

Initialize c10 combo phy ports. TODO Type-C ports.

Cc: Radhakrishna Sripada <radhakrishna.sripada@intel.com>

Signed-off-by: Clint Taylor <clinton.a.taylor@intel.com>
---
 drivers/gpu/drm/i915/display/intel_display.c | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm/i915/display/intel_display.c
index 410c84fd905c..1ac05dc68db5 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -7832,7 +7832,11 @@ static void intel_setup_outputs(struct drm_i915_private *dev_priv)
 	if (!HAS_DISPLAY(dev_priv))
 		return;
 
-	if (IS_DG2(dev_priv)) {
+	if (IS_METEORLAKE(dev_priv)) {
+		/* TODO: initialize TC ports as well */
+		intel_ddi_init(dev_priv, PORT_A);
+		intel_ddi_init(dev_priv, PORT_B);
+	} else if (IS_DG2(dev_priv)) {
 		intel_ddi_init(dev_priv, PORT_A);
 		intel_ddi_init(dev_priv, PORT_B);
 		intel_ddi_init(dev_priv, PORT_C);
-- 
2.34.1


  reply	other threads:[~2023-03-16 11:18 UTC|newest]

Thread overview: 30+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-03-16 11:13 [Intel-gfx] [PATCH v5 00/22] drm/i915/mtl: Add C10 and C20 phy support Mika Kahola
2023-03-16 11:13 ` Mika Kahola [this message]
2023-03-20 18:25   ` [Intel-gfx] [PATCH v5 01/22] drm/i915/mtl: Initial DDI port setup Lucas De Marchi
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 02/22] drm/i915/mtl: Add DP rates Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 03/22] drm/i915/mtl: Create separate reg file for PICA registers Mika Kahola
2023-03-20 18:06   ` Lucas De Marchi
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 04/22] drm/i915/mtl: Add Support for C10 PHY message bus and pll programming Mika Kahola
2023-03-24 17:47   ` Gustavo Sousa
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 05/22] drm/i915/mtl: Add C10 phy programming for HDMI Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 06/22] drm/i915/mtl: Add vswing programming for C10 phys Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 07/22] drm/i915/mtl: Add support for PM DEMAND Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 08/22] drm/i915/mtl: C20 PLL programming Mika Kahola
2023-03-24 19:56   ` Gustavo Sousa
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 09/22] drm/i915/mtl: C20 HW readout Mika Kahola
2023-03-24 20:21   ` Gustavo Sousa
2023-03-27  9:25   ` Imre Deak
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 10/22] drm/i915/mtl: Dump C20 pll hw state Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 11/22] drm/i915/mtl: C20 port clock calculation Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 12/22] drm/i915/mtl: C20 HDMI state calculations Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 13/22] drm/i915/mtl: Add voltage swing sequence for C20 Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 14/22] drm/i915/mtl: For DP2.0 10G and 20G rates use MPLLA Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 15/22] drm/i915/mtl: Enabling/disabling sequence Thunderbolt pll Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 16/22] drm/i915/mtl: Readout Thunderbolt HW state Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 17/22] drm/i915/mtl: Enable TC ports Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 18/22] drm/i915/mtl: MTL PICA hotplug detection Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 19/22] drm/i915/mtl: Define mask for DDI AUX interrupts Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 20/22] drm/i915/mtl: Power up TCSS Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 21/22] drm/i915/mtl: TypeC HPD live status query Mika Kahola
2023-03-16 11:13 ` [Intel-gfx] [PATCH v5 22/22] drm/i915/mtl: Pin assignment for TypeC Mika Kahola
2023-04-11 14:32   ` Luca Coelho

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230316111335.66915-2-mika.kahola@intel.com \
    --to=mika.kahola@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox