From: fei.yang@intel.com
To: intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v8 0/2] drm/i915: Allow user to set cache at BO creation
Date: Fri, 12 May 2023 16:28:23 -0700 [thread overview]
Message-ID: <20230512232825.1253644-1-fei.yang@intel.com> (raw)
From: Fei Yang <fei.yang@intel.com>
The first three patches in this series are taken from
https://patchwork.freedesktop.org/series/116868/
These patches are included here because the last patch
has dependency on the pat_index refactor.
This series is focusing on uAPI changes,
1. end support for set caching ioctl [PATCH 4/5]
2. add set_pat extension for gem_create [PATCH 5/5]
v2: drop one patch that was merged separately
commit 341ad0e8e254 ("drm/i915/mtl: Add PTE encode function")
v3: rebased on https://patchwork.freedesktop.org/series/117082/
v4: fix missing unlock introduced in v3, and
solve a rebase conflict
v5: replace obj->cache_level with pat_set_by_user,
fix i915_cache_level_str() for legacy platforms.
v6: rebased on https://patchwork.freedesktop.org/series/117480/
v7: rebased on https://patchwork.freedesktop.org/series/117528/
v8: dropped the two dependent patches that has been merged
separately. Add IGT link and Tested-by (MESA).
Fei Yang (2):
drm/i915/mtl: end support for set caching ioctl
drm/i915: Allow user to set cache at BO creation
drivers/gpu/drm/i915/gem/i915_gem_create.c | 36 ++++++++++++++++++++++
drivers/gpu/drm/i915/gem/i915_gem_domain.c | 3 ++
drivers/gpu/drm/i915/gem/i915_gem_object.c | 6 ++++
drivers/gpu/drm/i915/gem/i915_gem_shmem.c | 9 +++++-
include/uapi/drm/i915_drm.h | 36 ++++++++++++++++++++++
tools/include/uapi/drm/i915_drm.h | 36 ++++++++++++++++++++++
6 files changed, 125 insertions(+), 1 deletion(-)
--
2.25.1
next reply other threads:[~2023-05-12 23:27 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-12 23:28 fei.yang [this message]
2023-05-12 23:28 ` [Intel-gfx] [PATCH v8 1/2] drm/i915/mtl: end support for set caching ioctl fei.yang
2023-05-12 23:28 ` [Intel-gfx] [PATCH v8 2/2] drm/i915: Allow user to set cache at BO creation fei.yang
2023-05-15 10:40 ` Tvrtko Ursulin
2023-05-15 12:12 ` Andi Shyti
2023-05-15 20:28 ` Yang, Fei
2023-05-13 0:16 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Allow user to set cache at BO creation (rev8) Patchwork
2023-05-13 0:34 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230512232825.1253644-1-fei.yang@intel.com \
--to=fei.yang@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox