From: Matt Roper <matthew.d.roper@intel.com>
To: Matt Atwood <matthew.s.atwood@intel.com>
Cc: intel-gfx@lists.freedesktop.org, ashutosh.dixit@linux.intel.com,
andy.shyti@linux.intel.com
Subject: Re: [Intel-gfx] [PATCH 1/2] drm/i915: Reduce I915_MAX_GT to 2
Date: Fri, 2 Jun 2023 17:13:48 -0700 [thread overview]
Message-ID: <20230603001348.GS6953@mdroper-desk1.amr.corp.intel.com> (raw)
In-Reply-To: <20230602231754.1596433-2-matthew.s.atwood@intel.com>
On Fri, Jun 02, 2023 at 04:17:53PM -0700, Matt Atwood wrote:
> According to Ashutosh there is no current or planned product in i915 for
> I915_MAX_GT to be 4 anymore.
>
> Cc: Matt Roper <matthew.d.roper@intel.com>
> Cc: Ashutosh Dixit <ashutosh.dixit@linux.intel.com>
> Cc: Andi Shyti <andy.shyti@linux.intel.com>
> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
> Cc: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com>
>
> Signed-off-by: Matt Atwood <matthew.s.atwood@intel.com>
MTL is the only platform where we've enabled multiple GTs at the moment
(one primary, one media). Although multi-tile platforms could
potentially have more, we haven't enabled multi-tile on i915 for xehpsdv
and pvc, and will probably refocus that work on the Xe driver now. So
reducing to 2 sounds fine.
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
> ---
> drivers/gpu/drm/i915/i915_drv.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
> index f1205ed3ba71..c3923f52ca56 100644
> --- a/drivers/gpu/drm/i915/i915_drv.h
> +++ b/drivers/gpu/drm/i915/i915_drv.h
> @@ -314,7 +314,7 @@ struct drm_i915_private {
> /*
> * i915->gt[0] == &i915->gt0
> */
> -#define I915_MAX_GT 4
> +#define I915_MAX_GT 2
> struct intel_gt *gt[I915_MAX_GT];
>
> struct kobject *sysfs_gt;
> --
> 2.40.0
>
--
Matt Roper
Graphics Software Engineer
Linux GPU Platform Enablement
Intel Corporation
next prev parent reply other threads:[~2023-06-03 0:13 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-02 23:17 [Intel-gfx] [PATCH 0/2] Update various *MAX_GT* definitions Matt Atwood
2023-06-02 23:17 ` [Intel-gfx] [PATCH 1/2] drm/i915: Reduce I915_MAX_GT to 2 Matt Atwood
2023-06-03 0:13 ` Matt Roper [this message]
2023-06-03 0:38 ` Dixit, Ashutosh
2023-06-02 23:17 ` [Intel-gfx] [PATCH 2/2] drm/i915: rename I915_PMU_MAX_GTS to I915_PMU_MAX_GT Matt Atwood
2023-06-03 0:15 ` Matt Roper
2023-06-05 9:24 ` Tvrtko Ursulin
2023-06-03 1:34 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Update various *MAX_GT* definitions Patchwork
2023-06-03 1:42 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-06-05 17:00 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2023-06-06 18:05 ` Matt Roper
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230603001348.GS6953@mdroper-desk1.amr.corp.intel.com \
--to=matthew.d.roper@intel.com \
--cc=andy.shyti@linux.intel.com \
--cc=ashutosh.dixit@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=matthew.s.atwood@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox