Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH 0/1] drm/i915/display/psr: PSR2 DC3CO fix
@ 2026-06-30  8:59 Dibin Moolakadan Subrahmanian
  2026-06-30  8:59 ` [PATCH 1/1] drm/i915/display/psr: Block DC3CO entry during active frame Dibin Moolakadan Subrahmanian
                   ` (2 more replies)
  0 siblings, 3 replies; 6+ messages in thread
From: Dibin Moolakadan Subrahmanian @ 2026-06-30  8:59 UTC (permalink / raw)
  To: intel-gfx, intel-xe; +Cc: animesh.manna, uma.shankar

On Xe3P, DC3CO entry during an active frame can leave the pipe in a
bad state and does not recover well.

Set CHICKEN_DCPR_4 bit 24 to inform DMC to block DC3CO entry.

Dibin Moolakadan Subrahmanian (1):
  drm/i915/display/psr: Block DC3CO entry during active frame

 .../gpu/drm/i915/display/intel_display_regs.h    |  3 +++
 drivers/gpu/drm/i915/display/intel_psr.c         | 16 ++++++++++++++++
 2 files changed, 19 insertions(+)

-- 
2.43.0


^ permalink raw reply	[flat|nested] 6+ messages in thread

end of thread, other threads:[~2026-07-01  6:32 UTC | newest]

Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-06-30  8:59 [PATCH 0/1] drm/i915/display/psr: PSR2 DC3CO fix Dibin Moolakadan Subrahmanian
2026-06-30  8:59 ` [PATCH 1/1] drm/i915/display/psr: Block DC3CO entry during active frame Dibin Moolakadan Subrahmanian
2026-07-01  5:45   ` Kandpal, Suraj
2026-07-01  6:32     ` Dibin Moolakadan Subrahmanian
2026-06-30 12:51 ` ✓ i915.CI.BAT: success for drm/i915/display/psr: PSR2 DC3CO fix Patchwork
2026-06-30 21:05 ` ✓ i915.CI.Full: " Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox