From: Jani Nikula <jani.nikula@intel.com>
To: Michael Cheng <michael.cheng@outlook.iglb.intel.com>,
intel-gfx@lists.freedesktop.org
Cc: michael.cheng@intel.com, wayne.boyer@intel.com,
lucas.demarchi@intel.com, siva.mullati@intel.com
Subject: Re: [Intel-gfx] [PATCH 0/1] Introduce new i915 macros for checking PTEs
Date: Mon, 08 Nov 2021 19:40:00 +0200 [thread overview]
Message-ID: <87mtme7dhr.fsf@intel.com> (raw)
In-Reply-To: <20211108171922.845020-1-michael.cheng@intel.com>
On Mon, 08 Nov 2021, Michael Cheng <michael.cheng@outlook.iglb.intel.com> wrote:
> From: Michael Cheng <michael.cheng@intel.com>
Sender is Michael Cheng <michael.cheng@outlook.iglb.intel.com>, please
fix your git config.
BR,
Jani.
>
> This series is to introduce new macros generic to i915 for checking 0 and 1 bits,
> instead on relying on whats defined by the mmu, since it could be different
> or non-exisitent between different platforms.
>
> Michael Cheng (1):
> drm/i915: Introduce new macros for i915 PTE
>
> drivers/gpu/drm/i915/gt/gen8_ppgtt.c | 6 +++---
> drivers/gpu/drm/i915/gt/intel_ggtt.c | 2 +-
> drivers/gpu/drm/i915/gt/intel_gtt.h | 3 +++
> drivers/gpu/drm/i915/gvt/gtt.c | 12 ++++++------
> 4 files changed, 13 insertions(+), 10 deletions(-)
--
Jani Nikula, Intel Open Source Graphics Center
next prev parent reply other threads:[~2021-11-08 17:55 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-08 17:19 [Intel-gfx] [PATCH 0/1] Introduce new i915 macros for checking PTEs Michael Cheng
2021-11-08 17:19 ` [Intel-gfx] [PATCH 1/1] drm/i915: Introduce new macros for i915 PTE Michael Cheng
2021-11-08 17:40 ` Jani Nikula [this message]
2021-11-08 20:21 ` [Intel-gfx] [PATCH 0/1] Introduce new i915 macros for checking PTEs Slade Watkins
2021-11-08 21:39 ` Lucas De Marchi
2021-11-08 20:10 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce new i915 macros for checking PTEs (rev2) Patchwork
2021-11-08 20:43 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
-- strict thread matches above, loose matches on Subject: below --
2021-11-08 18:04 [Intel-gfx] [PATCH 0/1] Introduce new i915 macros for checking PTEs Michael Cheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87mtme7dhr.fsf@intel.com \
--to=jani.nikula@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lucas.demarchi@intel.com \
--cc=michael.cheng@intel.com \
--cc=michael.cheng@outlook.iglb.intel.com \
--cc=siva.mullati@intel.com \
--cc=wayne.boyer@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox