* [Intel-gfx] [PATCH] drm/i915/dpll: make read-only array div1_vals static const
@ 2022-03-07 22:00 Colin Ian King
2022-03-08 23:09 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for " Patchwork
2022-03-09 9:48 ` [Intel-gfx] [PATCH] " Jani Nikula
0 siblings, 2 replies; 3+ messages in thread
From: Colin Ian King @ 2022-03-07 22:00 UTC (permalink / raw)
To: Jani Nikula, Joonas Lahtinen, Rodrigo Vivi, Tvrtko Ursulin,
David Airlie, Daniel Vetter, intel-gfx, dri-devel
Cc: kernel-janitors, linux-kernel
Don't populate the read-only array div1_vals on the stack but
instead make it static const. Also makes the object code a little
smaller.
Signed-off-by: Colin Ian King <colin.i.king@gmail.com>
---
drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/display/intel_dpll_mgr.c b/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
index 569903d47aea..17668b58b30c 100644
--- a/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
+++ b/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
@@ -2759,7 +2759,7 @@ static bool icl_mg_pll_find_divisors(int clock_khz, bool is_dp, bool use_ssc,
bool is_dkl)
{
u32 dco_min_freq, dco_max_freq;
- int div1_vals[] = {7, 5, 3, 2};
+ static const int div1_vals[] = {7, 5, 3, 2};
unsigned int i;
int div2;
--
2.35.1
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915/dpll: make read-only array div1_vals static const
2022-03-07 22:00 [Intel-gfx] [PATCH] drm/i915/dpll: make read-only array div1_vals static const Colin Ian King
@ 2022-03-08 23:09 ` Patchwork
2022-03-09 9:48 ` [Intel-gfx] [PATCH] " Jani Nikula
1 sibling, 0 replies; 3+ messages in thread
From: Patchwork @ 2022-03-08 23:09 UTC (permalink / raw)
To: Colin Ian King; +Cc: intel-gfx
== Series Details ==
Series: drm/i915/dpll: make read-only array div1_vals static const
URL : https://patchwork.freedesktop.org/series/101152/
State : failure
== Summary ==
Applying: drm/i915/dpll: make read-only array div1_vals static const
Using index info to reconstruct a base tree...
M drivers/gpu/drm/i915/display/intel_dpll_mgr.c
Falling back to patching base and 3-way merge...
Auto-merging drivers/gpu/drm/i915/display/intel_dpll_mgr.c
CONFLICT (content): Merge conflict in drivers/gpu/drm/i915/display/intel_dpll_mgr.c
error: Failed to merge in the changes.
hint: Use 'git am --show-current-patch=diff' to see the failed patch
Patch failed at 0001 drm/i915/dpll: make read-only array div1_vals static const
When you have resolved this problem, run "git am --continue".
If you prefer to skip this patch, run "git am --skip" instead.
To restore the original branch and stop patching, run "git am --abort".
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [Intel-gfx] [PATCH] drm/i915/dpll: make read-only array div1_vals static const
2022-03-07 22:00 [Intel-gfx] [PATCH] drm/i915/dpll: make read-only array div1_vals static const Colin Ian King
2022-03-08 23:09 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for " Patchwork
@ 2022-03-09 9:48 ` Jani Nikula
1 sibling, 0 replies; 3+ messages in thread
From: Jani Nikula @ 2022-03-09 9:48 UTC (permalink / raw)
To: Colin Ian King, Joonas Lahtinen, Rodrigo Vivi, Tvrtko Ursulin,
David Airlie, Daniel Vetter, intel-gfx, dri-devel
Cc: kernel-janitors, linux-kernel
On Mon, 07 Mar 2022, Colin Ian King <colin.i.king@gmail.com> wrote:
> Don't populate the read-only array div1_vals on the stack but
> instead make it static const. Also makes the object code a little
> smaller.
Thanks, but this was just fixed in commit fe70b262e781 ("drm/i915: Move
a bunch of stuff into rodata from the stack").
BR,
Jani.
>
> Signed-off-by: Colin Ian King <colin.i.king@gmail.com>
> ---
> drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dpll_mgr.c b/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
> index 569903d47aea..17668b58b30c 100644
> --- a/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
> +++ b/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
> @@ -2759,7 +2759,7 @@ static bool icl_mg_pll_find_divisors(int clock_khz, bool is_dp, bool use_ssc,
> bool is_dkl)
> {
> u32 dco_min_freq, dco_max_freq;
> - int div1_vals[] = {7, 5, 3, 2};
> + static const int div1_vals[] = {7, 5, 3, 2};
> unsigned int i;
> int div2;
--
Jani Nikula, Intel Open Source Graphics Center
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2022-03-09 9:49 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2022-03-07 22:00 [Intel-gfx] [PATCH] drm/i915/dpll: make read-only array div1_vals static const Colin Ian King
2022-03-08 23:09 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for " Patchwork
2022-03-09 9:48 ` [Intel-gfx] [PATCH] " Jani Nikula
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox