From: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
To: Lionel Landwerlin <lionel.g.landwerlin@intel.com>,
intel-gfx@lists.freedesktop.org
Cc: Gaurav Kumar <kumar.gaurav@intel.com>,
Huang Sean Z <sean.z.huang@intel.com>,
Chris Wilson <chris@chris-wilson.co.uk>
Subject: Re: [Intel-gfx] [RFC 00/14] Introduce Intel PXP
Date: Fri, 12 Feb 2021 07:10:45 -0800 [thread overview]
Message-ID: <8b07434c-5cfe-4a37-e664-72f424dbc7a2@intel.com> (raw)
In-Reply-To: <47b7ce5c-a758-90b3-ff65-7870d7205576@intel.com>
On 2/12/2021 5:23 AM, Lionel Landwerlin wrote:
> I just gave a try to this new iteration and it's apparently failing to
> enable PXP on a machine with this pciID : 0x9a68.
>
What error are you seeing?
Daniele
> -Lionel
>
> On 06/02/2021 04:09, Daniele Ceraolo Spurio wrote:
>> PXP (Protected Xe Path) is an i915 component, available on
>> GEN12+, that helps to establish the hardware protected session
>> and manage the status of the alive software session, as well
>> as its life cycle.
>>
>> I'm taking over this series from Sean. I've significantly reworked the
>> code since his last revisioni [1], including a different patch split, so
>> I've reset the series revision count. I believe I've addressed most of
>> the pending comments, but please point out aything I've missed.
>>
>> Still RFC for 2 reasons:
>> - mutex usage needs a bit more reworking
>> - very lightly tested
>>
>> [1] https://patchwork.freedesktop.org/series/84620/
>>
>> Cc: Huang Sean Z <sean.z.huang@intel.com>
>> Cc: Gaurav Kumar <kumar.gaurav@intel.com>
>> Cc: Chris Wilson <chris@chris-wilson.co.uk>
>> Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
>> Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
>>
>> Anshuman Gupta (1):
>> drm/i915/pxp: Add plane decryption support
>>
>> Bommu Krishnaiah (2):
>> drm/i915/uapi: introduce drm_i915_gem_create_ext
>> drm/i915/pxp: User interface for Protected buffer
>>
>> Daniele Ceraolo Spurio (5):
>> drm/i915/pxp: Define PXP component interface
>> drm/i915/pxp: define PXP device flag and kconfig
>> drm/i915/pxp: allocate a vcs context for pxp usage
>> drm/i915/pxp: set KCR reg init during the boot time
>> drm/i915/pxp: enable PXP for integrated Gen12
>>
>> Huang, Sean Z (5):
>> drm/i915/pxp: Implement funcs to create the TEE channel
>> drm/i915/pxp: Create the arbitrary session after boot
>> drm/i915/pxp: Implement arb session teardown
>> drm/i915/pxp: Implement PXP irq handler
>> drm/i915/pxp: Enable PXP power management
>>
>> Vitaly Lubart (1):
>> mei: pxp: export pavp client to me client bus
>>
>> drivers/gpu/drm/i915/Kconfig | 11 +
>> drivers/gpu/drm/i915/Makefile | 9 +
>> drivers/gpu/drm/i915/display/intel_sprite.c | 21 +-
>> drivers/gpu/drm/i915/gem/i915_gem_context.c | 34 +++
>> drivers/gpu/drm/i915/gem/i915_gem_context.h | 6 +
>> .../gpu/drm/i915/gem/i915_gem_context_types.h | 1 +
>> drivers/gpu/drm/i915/gem/i915_gem_create.c | 68 +++++-
>> .../gpu/drm/i915/gem/i915_gem_execbuffer.c | 9 +
>> .../gpu/drm/i915/gem/i915_gem_object_types.h | 5 +
>> drivers/gpu/drm/i915/gt/intel_gt.c | 5 +
>> drivers/gpu/drm/i915/gt/intel_gt_irq.c | 7 +
>> drivers/gpu/drm/i915/gt/intel_gt_pm.c | 6 +
>> drivers/gpu/drm/i915/gt/intel_gt_types.h | 3 +
>> drivers/gpu/drm/i915/i915_drv.c | 7 +-
>> drivers/gpu/drm/i915/i915_drv.h | 10 +
>> drivers/gpu/drm/i915/i915_pci.c | 2 +
>> drivers/gpu/drm/i915/i915_reg.h | 2 +
>> drivers/gpu/drm/i915/intel_device_info.h | 1 +
>> drivers/gpu/drm/i915/pxp/intel_pxp.c | 107 ++++++++
>> drivers/gpu/drm/i915/pxp/intel_pxp.h | 54 ++++
>> drivers/gpu/drm/i915/pxp/intel_pxp_cmd.c | 227 +++++++++++++++++
>> drivers/gpu/drm/i915/pxp/intel_pxp_cmd.h | 15 ++
>> drivers/gpu/drm/i915/pxp/intel_pxp_irq.c | 147 +++++++++++
>> drivers/gpu/drm/i915/pxp/intel_pxp_irq.h | 33 +++
>> drivers/gpu/drm/i915/pxp/intel_pxp_pm.c | 94 +++++++
>> drivers/gpu/drm/i915/pxp/intel_pxp_pm.h | 36 +++
>> drivers/gpu/drm/i915/pxp/intel_pxp_session.c | 123 ++++++++++
>> drivers/gpu/drm/i915/pxp/intel_pxp_session.h | 17 ++
>> drivers/gpu/drm/i915/pxp/intel_pxp_tee.c | 200 +++++++++++++++
>> drivers/gpu/drm/i915/pxp/intel_pxp_tee.h | 17 ++
>> drivers/gpu/drm/i915/pxp/intel_pxp_types.h | 29 +++
>> drivers/misc/mei/Kconfig | 2 +
>> drivers/misc/mei/Makefile | 1 +
>> drivers/misc/mei/pxp/Kconfig | 13 +
>> drivers/misc/mei/pxp/Makefile | 7 +
>> drivers/misc/mei/pxp/mei_pxp.c | 230 ++++++++++++++++++
>> drivers/misc/mei/pxp/mei_pxp.h | 18 ++
>> include/drm/i915_component.h | 1 +
>> include/drm/i915_pxp_tee_interface.h | 45 ++++
>> include/uapi/drm/i915_drm.h | 70 ++++++
>> 40 files changed, 1685 insertions(+), 8 deletions(-)
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp.c
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp.h
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_cmd.c
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_cmd.h
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_irq.c
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_irq.h
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_pm.c
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_pm.h
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_session.c
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_session.h
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_tee.c
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_tee.h
>> create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_types.h
>> create mode 100644 drivers/misc/mei/pxp/Kconfig
>> create mode 100644 drivers/misc/mei/pxp/Makefile
>> create mode 100644 drivers/misc/mei/pxp/mei_pxp.c
>> create mode 100644 drivers/misc/mei/pxp/mei_pxp.h
>> create mode 100644 include/drm/i915_pxp_tee_interface.h
>>
>
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2021-02-12 15:10 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-02-06 2:09 [Intel-gfx] [RFC 00/14] Introduce Intel PXP Daniele Ceraolo Spurio
2021-02-06 2:09 ` [Intel-gfx] [RFC 01/14] drm/i915/pxp: Define PXP component interface Daniele Ceraolo Spurio
2021-02-08 11:29 ` Rodrigo Vivi
2021-02-06 2:09 ` [Intel-gfx] [RFC 02/14] mei: pxp: export pavp client to me client bus Daniele Ceraolo Spurio
2021-02-08 13:13 ` Rodrigo Vivi
2021-02-06 2:09 ` [Intel-gfx] [RFC 03/14] drm/i915/pxp: define PXP device flag and kconfig Daniele Ceraolo Spurio
2021-02-08 13:14 ` Rodrigo Vivi
2021-02-06 2:09 ` [Intel-gfx] [RFC 04/14] drm/i915/pxp: allocate a vcs context for pxp usage Daniele Ceraolo Spurio
2021-02-06 12:49 ` Chris Wilson
2021-02-08 18:27 ` Daniele Ceraolo Spurio
2021-02-06 13:01 ` Chris Wilson
2021-02-06 2:09 ` [Intel-gfx] [RFC 05/14] drm/i915/pxp: set KCR reg init during the boot time Daniele Ceraolo Spurio
2021-02-08 17:35 ` Rodrigo Vivi
2021-02-06 2:09 ` [Intel-gfx] [RFC 06/14] drm/i915/pxp: Implement funcs to create the TEE channel Daniele Ceraolo Spurio
2021-02-06 12:52 ` Chris Wilson
2021-02-06 2:09 ` [Intel-gfx] [RFC 07/14] drm/i915/pxp: Create the arbitrary session after boot Daniele Ceraolo Spurio
2021-02-06 12:55 ` Chris Wilson
2021-02-06 2:09 ` [Intel-gfx] [RFC 08/14] drm/i915/pxp: Implement arb session teardown Daniele Ceraolo Spurio
2021-02-06 12:59 ` Chris Wilson
2021-02-08 19:43 ` Daniele Ceraolo Spurio
2021-02-08 20:41 ` Chris Wilson
2021-02-06 2:09 ` [Intel-gfx] [RFC 09/14] drm/i915/pxp: Implement PXP irq handler Daniele Ceraolo Spurio
2021-02-06 2:09 ` [Intel-gfx] [RFC 10/14] drm/i915/pxp: Enable PXP power management Daniele Ceraolo Spurio
2021-02-06 13:06 ` Chris Wilson
2021-02-06 13:08 ` Chris Wilson
2021-02-08 18:33 ` Daniele Ceraolo Spurio
2021-02-06 2:09 ` [Intel-gfx] [RFC 11/14] drm/i915/uapi: introduce drm_i915_gem_create_ext Daniele Ceraolo Spurio
2021-02-06 2:09 ` [Intel-gfx] [RFC 12/14] drm/i915/pxp: User interface for Protected buffer Daniele Ceraolo Spurio
2021-02-06 12:25 ` Chris Wilson
2021-02-08 18:10 ` Daniele Ceraolo Spurio
2021-02-06 2:09 ` [Intel-gfx] [RFC 13/14] drm/i915/pxp: Add plane decryption support Daniele Ceraolo Spurio
2021-02-06 2:09 ` [Intel-gfx] [RFC 14/14] drm/i915/pxp: enable PXP for integrated Gen12 Daniele Ceraolo Spurio
2021-02-06 2:15 ` [Intel-gfx] [RFC 00/14] Introduce Intel PXP Daniele Ceraolo Spurio
2021-02-06 3:14 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for " Patchwork
2021-02-06 3:16 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-02-06 3:45 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-02-06 16:51 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2021-02-12 13:23 ` [Intel-gfx] [RFC 00/14] " Lionel Landwerlin
2021-02-12 15:10 ` Daniele Ceraolo Spurio [this message]
2021-02-12 15:13 ` Lionel Landwerlin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8b07434c-5cfe-4a37-e664-72f424dbc7a2@intel.com \
--to=daniele.ceraolospurio@intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
--cc=kumar.gaurav@intel.com \
--cc=lionel.g.landwerlin@intel.com \
--cc=sean.z.huang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox