messages from 2018-11-30 17:44:23 to 2018-12-03 14:23:22 UTC [more...]
[PATCH 0/4] HDCP1.4 fixes
2018-12-03 14:23 UTC (4+ messages)
` [PATCH 1/4] drm/i915: Fix GEN9 HDCP1.4 key load process
[PATCH] drm/i915/icl: Sanitize DDI port clock gating for DSI ports
2018-12-03 14:10 UTC (3+ messages)
[PATCH v11 00/23] drm/i915/icl: dsi enabling
2018-12-03 14:09 UTC (6+ messages)
` ✗ Fi.CI.CHECKPATCH: warning for drm/i915/icl: dsi enabling (rev7)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH] drm/i915/icl: push pll to port mapping/unmapping to ddi encoder hooks
2018-12-03 14:09 UTC (3+ messages)
[PATCH 1/8] drm/i915/breadcrumbs: Reduce missed-breadcrumb false positive rate
2018-12-03 13:49 UTC (17+ messages)
` [PATCH 2/8] drm/i915: Complete the fences as they are cancelled due to wedging
` [PATCH 3/8] drm/i915/ringbuffer: Clear semaphore sync registers on ring init
` [PATCH 4/8] drm/i915: Allocate a common scratch page
` [PATCH 5/8] drm/i915: Flush GPU relocs harder for gen3
` [PATCH 6/8] drm/i915/selftests: Terminate hangcheck sanitycheck forcibly
` [PATCH 7/8] drm/i915/selftests: Reorder request allocation vs vma pinning
` [PATCH 8/8] drm/i915: Pipeline PDP updates for Braswell
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/8] drm/i915/breadcrumbs: Reduce missed-breadcrumb false positive rate
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
[PATCH] drm/i915/vgpu: Disallow loading on old vGPU hosts
2018-12-03 13:40 UTC (4+ messages)
` [PATCH v2] "
` ✓ Fi.CI.IGT: success for drm/i915/vgpu: Disallow loading on old vGPU hosts (rev2)
[PATCH v4 0/7] Restore workarounds after engine reset and unify their handling
2018-12-03 13:36 UTC (16+ messages)
` [PATCH 1/7] drm/i915: Record GT workarounds in a list
` [PATCH 2/7] drm/i915: Introduce per-engine workarounds
` [PATCH 3/7] drm/i915: Verify GT workaround state after GPU init
` [PATCH 4/7] drm/i915/selftests: Add tests for GT and engine workaround verification
` [PATCH 5/7] drm/i915: Move register white-listing to the common workaround framework
` [PATCH 6/7] drm/i915: Fuse per-context workaround handling with the common framework
` [PATCH 7/7] drm/i915: Trim unused workaround list entries
` ✗ Fi.CI.CHECKPATCH: warning for Restore workarounds after engine reset and unify their handling (rev4)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
[PATCH v2 1/8] drm: Add optional COLOR_ENCODING and COLOR_RANGE properties to drm_plane
2018-12-03 12:51 UTC (9+ messages)
` [v2, "
[PATCH v3 0/7] Restore workarounds after engine reset and unify their handling
2018-12-03 12:44 UTC (18+ messages)
` [PATCH 1/7] drm/i915: Record GT workarounds in a list
` [PATCH 2/7] drm/i915: Introduce per-engine workarounds
` [PATCH 3/7] drm/i915: Verify GT workaround state after GPU init
` [PATCH 4/7] drm/i915/selftests: Add tests for GT and engine workaround verification
` [PATCH 5/7] drm/i915: Move register white-listing to the common workaround framework
` [PATCH 6/7] drm/i915: Fuse per-context workaround handling with the common framework
` [PATCH 7/7] drm/i915: Trim unused workaround list entries
` ✗ Fi.CI.CHECKPATCH: warning for Restore workarounds after engine reset and unify their handling (rev3)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
[PATCH] drm/i915/psr: Get pipe id following atomic guidelines
2018-12-03 12:29 UTC (12+ messages)
` ✗ Fi.CI.BAT: failure for drm/i915/psr: Get pipe id following atomic guidelines (rev2)
` ✓ Fi.CI.BAT: success for drm/i915/psr: Get pipe id following atomic guidelines (rev5)
` ✓ Fi.CI.IGT: "
[PATCH] drm/i915/icl: combo port vswing programming changes per BSPEC
2018-12-03 12:19 UTC (8+ messages)
` ✗ Fi.CI.BAT: failure for "
` [PATCH v2] "
` ✓ Fi.CI.BAT: success for drm/i915/icl: combo port vswing programming changes per BSPEC (rev2)
` ✗ Fi.CI.IGT: failure "
[PATCH] drm/i915/dp: Fix link compute m_n calc for DSC
2018-12-03 12:05 UTC (3+ messages)
` ✓ Fi.CI.BAT: success for "
[PATCH v2 01/11] drm/i915: Disable PSR in Apple panels
2018-12-03 12:04 UTC (14+ messages)
` [PATCH v2 02/11] drm/i915/psr: Don't tell sink that main link will be active while is active PSR2
` [PATCH v2 03/11] drm/i915/psr: Set PSR CRC verification bit in sink inside PSR1 block
` [PATCH v2 04/11] drm/i915/psr: Enable sink to trigger a interruption on PSR2 CRC mismatch
` [PATCH v2 06/11] drm: Add the PSR SU granularity registers offsets
` [PATCH v2 07/11] drm/i915/psr: Check if resolution is supported by default SU granularity
` ✓ Fi.CI.IGT: success for series starting with [v2,01/11] drm/i915: Disable PSR in Apple panels
[PATCH v2 0/8] Restore workarounds after engine reset and unify their handling
2018-12-03 10:39 UTC (25+ messages)
` [PATCH 1/7] drm/i915: Record GT workarounds in a list
` [PATCH 2/7] drm/i915: Introduce per-engine workarounds
` [PATCH 3/7] drm/i915: Verify GT workaround state after GPU init
` [PATCH 4/7] drm/i915/selftests: Add tests for GT and engine workaround verification
` [PATCH 5/7] drm/i915: Move register white-listing to the common workaround framework
` [PATCH 6/7] drm/i915: Fuse per-context workaround handling with the common framework
` [PATCH 7/7] drm/i915: Trim unused workaround list entries
` ✗ Fi.CI.CHECKPATCH: warning for Restore workarounds after engine reset and unify their handling (rev2)
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "
[PATCH] drm/i915: Fix the HDMI hot plug disconnection failure (v3)
2018-12-03 10:38 UTC (5+ messages)
` [PATCH] drm/i915: Fix the HDMI hot plug disconnection failure (v4)
[PATCH v11 20/23] drm/i915/icl: add pll mapping for DSI
2018-12-03 9:43 UTC (2+ messages)
` [PATCH "
[RFC PATCH 0/7] drm/i915/gvt: Enable vGPU local display direct flip
2018-12-03 8:58 UTC (14+ messages)
` [RFC PATCH 1/7] drm/i915: Introduce meta framebuffer
` [RFC PATCH 2/7] drm/i915/gvt: Use meta fbs to stand for vGPU's planes
` [RFC PATCH 3/7] drm/i915: Introduce async plane update to i915
` [RFC PATCH 4/7] drm/i915: Extend async plane update to other planes
` [RFC PATCH 5/7] drm/i915/gvt: Introduce vGPU plane page flip framework
` [RFC PATCH 6/7] drm/i915/gvt: Enable guest direct page flip
` [RFC PATCH 7/7] drm/i915/gvt: Introduce HW Vblank interrupt to vGPU
` ✗ Fi.CI.BAT: failure for drm/i915/gvt: Enable vGPU local display direct flip
[PATCH RFC 0/5] DRM cgroup controller
2018-12-03 6:46 UTC (12+ messages)
` [PATCH RFC 2/5] cgroup: Add mechanism to register vendor specific DRM devices
` [Intel-gfx] "
[PATCH v3 0/3] Change KVMGT into self loadable module
2018-12-03 5:34 UTC (7+ messages)
` [PATCH v3 1/3] drm/i915/gvt: mandatory require hypervisor's host_init
` [PATCH v3 2/3] drm/i915/gvt: remove unused parameter for hypervisor's host_exit call
` [PATCH v3 3/3] drm/i915/gvt: Change KVMGT as self load module
` ✗ Fi.CI.CHECKPATCH: warning for Change KVMGT into self loadable module
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH 3/3] drm/i915/gvt: Change KVMGT as self load module
2018-12-03 3:38 UTC (4+ messages)
` [PATCH v2] "
[PATCH v5 0/5] drm: Add shmem GEM library
2018-12-02 15:58 UTC (10+ messages)
` [PATCH v5 4/5] drm: Add library for shmem backed GEM objects
` [Intel-gfx] "
[PATCH 1/4] drm/i915/dsi: Fix pipe_bpp for handling for 6 bpc pixel-formats
2018-12-01 22:45 UTC (7+ messages)
` [PATCH 2/4] drm/i915/dsi: Enable dithering for 6 bpc panels
` [PATCH 3/4] drm/i915/dsi: Adjust crtc_clock for burst_mode_ratio
` [PATCH 4/4] drm/i915/dsi: Call drm_connector_cleanup on vlv_dsi_init error exit path
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915/dsi: Fix pipe_bpp for handling for 6 bpc pixel-formats
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH 1/4] drm/i915: Make intel_fuzzy_clock_check available outside of intel_display.c
2018-12-01 21:05 UTC (7+ messages)
` [PATCH 2/4] drm/i915/dsi: Move logging of DSI VBT parameters to a helper function
` [PATCH 3/4] drm/i915/dsi: Move vlv/icl_dphy_param_init call out of intel_dsi_vbt_init
` [PATCH 4/4] drm/i915/dsi: Read back pclk set by GOP and use that as pclk (v3)
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915: Make intel_fuzzy_clock_check available outside of intel_display.c
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH 1/7] drm/i915: Complete the fences as they are cancelled due to wedging
2018-12-01 20:34 UTC (12+ messages)
` [PATCH 2/7] drm/i915/ringbuffer: Clear semaphore sync registers on ring init
` [PATCH 3/7] drm/i915: Allocate a common scratch page
` [PATCH 4/7] drm/i915/selftests: Terminate hangcheck sanitycheck forcibly
` [PATCH 5/7] drm/i915/selftests: Reorder request allocation vs vma pinning
` [PATCH 6/7] drm/i915: Pipeline PDP updates for Braswell
` [PATCH 7/7] drm/i915/execlists: Apply a full mb before execution "
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/7] drm/i915: Complete the fences as they are cancelled due to wedging
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✓ Fi.CI.IGT: "
[PATCH] i915/dp/fec: Fix static check warning
2018-12-01 18:56 UTC (5+ messages)
` ✓ Fi.CI.BAT: success for "
` ✗ Fi.CI.IGT: failure "
[PATCH v3 1/2] drm/i915: Add HAS_DISPLAY() and use it
2018-12-01 18:32 UTC (6+ messages)
` [PATCH v3 2/2] drm/i915: Move display device info capabilities to its own struct
` ✗ Fi.CI.CHECKPATCH: warning for series starting with [v3,1/2] drm/i915: Add HAS_DISPLAY() and use it
` ✗ Fi.CI.SPARSE: "
` ✓ Fi.CI.BAT: success "
` ✗ Fi.CI.IGT: failure "
[CI 1/2] drm/i915/skl: Rework MOCS tables to keep common part in a define
2018-12-01 17:15 UTC (9+ messages)
` [CI 2/2] drm/i915/icl: Define MOCS table for Icelake
` ✓ Fi.CI.BAT: success for series starting with [CI,1/2] drm/i915/skl: Rework MOCS tables to keep common part in a define
` ✓ Fi.CI.IGT: "
[PATCH] drm/fbdev: Make skip_vt_switch the default
2018-12-01 10:55 UTC (2+ messages)
` ✓ Fi.CI.IGT: success for drm/fbdev: Make skip_vt_switch the default (rev3)
[PATCH 1/6] drm/i915: Complete the fences as they are cancelled due to wedging
2018-12-01 9:55 UTC (4+ messages)
` ✗ Fi.CI.IGT: failure for series starting with [1/6] "
` [PATCH] "
` ✗ Fi.CI.BAT: failure for series starting with drm/i915: Complete the fences as they are cancelled due to wedging (rev2)
[PATCH 1/2] drm/i915/selftests: Extract spinner code
2018-12-01 3:53 UTC (2+ messages)
` ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/selftests: Extract spinner code (rev2)
[PATCH v2 1/2] drm/i915: Add HAS_DISPLAY() and use it
2018-11-30 22:36 UTC (3+ messages)
` [PATCH v2 2/2] drm/i915: Move display device info capabilities to its own struct
[PATCH 1/3] drm/i915/gvt: mandatory require hypervisor's host_init
2018-11-30 22:36 UTC (2+ messages)
` ✗ Fi.CI.IGT: failure for series starting with [1/3] drm/i915/gvt: mandatory require hypervisor's host_init (rev2)
[PATCH 1/9] drm/i915: Disable PSR in Apple panels
2018-11-30 22:02 UTC (11+ messages)
` [PATCH 4/9] drm/i915/icl: Do not change reserved registers related to PSR2
` [PATCH 8/9] drm/i915/psr: Set the right frames values
[PATCH 0/2] HuC Update for BXT
2018-11-30 19:54 UTC (5+ messages)
` [PATCH 1/2] firmware/huc/BXT: Update the HuC version
` [PATCH 2/2] HAX enable HuC for CI
` ✗ Fi.CI.CHECKPATCH: warning for HuC Update for BXT
` ✗ Fi.CI.BAT: failure "
[v3 0/3] Add support for Gen 11 pipe color features
2018-11-30 19:22 UTC (5+ messages)
` [v3 2/3] drm/i915/icl: Enable ICL Pipe CSC block
` [v3 3/3] drm/i915/icl: Add degamma and gamma lut size to gen11 caps
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox