Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
 messages from 2020-10-27 14:03:02 to 2020-10-29 13:56:55 UTC [more...]

[Intel-gfx] [PATCH 1/3] fbcon: Disable accelerated scrolling
 2020-10-29 13:56 UTC  (11+ messages)
` [Intel-gfx] [PATCH 2/3] fbcon: Drop EXPORT_SYMBOL
` [Intel-gfx] [PATCH 3/3] drm/qxl: Remove fbcon acceleration leftovers
  ` [Intel-gfx] [PATCH] "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] fbcon: Disable accelerated scrolling
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] [PATCH] "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with fbcon: Disable accelerated scrolling (rev2)

[Intel-gfx] [PATCH -next] drm/i915: Remove unused variable ret
 2020-10-29 13:27 UTC  (2+ messages)

[Intel-gfx] [PATCH] drm: Remove SCATTERLIST_MAX_SEGMENT
 2020-10-28 19:49 UTC  (2+ messages)

[Intel-gfx] Does the intel driver support faking a connected monitor?
 2020-10-29 12:32 UTC 

[Intel-gfx] [PATCH] drm: Silence zero EDID carping
 2020-10-29 12:27 UTC  (2+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "

[Intel-gfx] [PATCH v4 00/16] HDCP 2.2 and HDCP 1.4 Gen12 DP MST support
 2020-10-29  8:37 UTC  (22+ messages)
` [Intel-gfx] [PATCH v4 01/16] drm/i915/hdcp: Update CP property in update_pipe
` [Intel-gfx] [PATCH v4 02/16] drm/i915/hdcp: Get conn while content_type changed
` [Intel-gfx] [PATCH v4 03/16] drm/i915/hotplug: Handle CP_IRQ for DP-MST
` [Intel-gfx] [PATCH v4 04/16] drm/i915/hdcp: DP MST transcoder for link and stream
` [Intel-gfx] [PATCH v4 05/16] drm/i915/hdcp: Move HDCP enc status timeout to header
` [Intel-gfx] [PATCH v4 06/16] drm/i915/hdcp: HDCP stream encryption support
` [Intel-gfx] [PATCH v4 07/16] drm/i915/hdcp: Enable Gen12 HDCP 1.4 DP MST support
` [Intel-gfx] [PATCH v4 08/16] drm/i915/hdcp: Pass dig_port to intel_hdcp_init
` [Intel-gfx] [PATCH v4 09/16] drm/i915/hdcp: Encapsulate hdcp_port_data to dig_port
` [Intel-gfx] [PATCH v4 10/16] misc/mei/hdcp: Fix AUTH_STREAM_REQ cmd buffer len
` [Intel-gfx] [PATCH v4 11/16] drm/hdcp: Max MST content streams
` [Intel-gfx] [PATCH v4 12/16] drm/i915/hdcp: MST streams support in hdcp port_data
` [Intel-gfx] [PATCH v4 13/16] drm/i915/hdcp: Pass connector to check_2_2_link
` [Intel-gfx] [PATCH v4 14/16] drm/i915/hdcp: Add HDCP 2.2 stream register
` [Intel-gfx] [PATCH v4 15/16] drm/i915/hdcp: Support for HDCP 2.2 MST shim callbacks
` [Intel-gfx] [PATCH v4 16/16] drm/i915/hdcp: Enable HDCP 2.2 MST support
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for HDCP 2.2 and HDCP 1.4 Gen12 DP MST support (rev2)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH] drm/i915/rkl: new rkl ddc map for different PCH
 2020-10-29  8:10 UTC  (3+ messages)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for "

[Intel-gfx] linux-next: Signed-off-by missing for commit in the drm-intel-fixes tree
 2020-10-29  8:08 UTC  (3+ messages)

[Intel-gfx] linux-next: manual merge of the drm-misc tree with the drm-misc-fixes tree
 2020-10-29  1:18 UTC 

[Intel-gfx] [PATCH v3 00/19] drm/i915: Futher cleanup around hpd pins and port identfiers
 2020-10-29  0:49 UTC  (27+ messages)
` [Intel-gfx] [PATCH v3 01/19] drm/i915: s/PORT_TC/TC_PORT_/
` [Intel-gfx] [PATCH v3 02/19] drm/i915: Add PORT_TCn aliases to enum port
` [Intel-gfx] [PATCH v3 03/19] drm/i915: Give DDI encoders even better names
` [Intel-gfx] [PATCH v3 04/19] drm/i915: Introduce AUX_CH_USBCn
` [Intel-gfx] [PATCH v3 05/19] drm/i915: Pimp AUX CH names
` [Intel-gfx] [PATCH v3 06/19] drm/i915: Use AUX_CH_USBCn for the RKL VBT AUX CH setup
` [Intel-gfx] [PATCH v3 07/19] drm/i915: Parametrize BXT_DE_PORT_HP_DDI with hpd_pin
` [Intel-gfx] [PATCH v3 08/19] drm/i915: Introduce GEN8_DE_PORT_HOTPLUG()
` [Intel-gfx] [PATCH v3 09/19] drm/i915: s/port/hpd_pin/ for icp+ ddi hpd bits
` [Intel-gfx] [PATCH v3 10/19] drm/i915: s/tc_port/hpd_pin/ in GEN11_{TC, TBT}_HOTPLUG()
` [Intel-gfx] [PATCH v3 11/19] drm/i915: s/tc_port/hpd_pin/ in icp+ TC hotplug bits
` [Intel-gfx] [PATCH v3 12/19] drm/i915: Relocate intel_hpd_{enabled, hotplug}_irqs()
` [Intel-gfx] [PATCH v3 13/19] drm/i915: Split gen11_hpd_detection_setup() into tc vs. tbt variants
` [Intel-gfx] [PATCH v3 14/19] drm/i915: Don't enable hpd detection logic from irq_postinstall()
` [Intel-gfx] [PATCH v3 15/19] drm/i915: Rename 'tmp_mask'
` [Intel-gfx] [PATCH v3 16/19] drm/i915: Remove the per-plaform IIR HPD masking
` [Intel-gfx] [PATCH v3 17/19] drm/i915: Enable hpd logic only for ports that are present
` [Intel-gfx] [PATCH v3 18/19] drm/i915: Use GEN3_IRQ_INIT() to init south interrupts in icp+
` [Intel-gfx] [PATCH v3 19/19] drm/i915: Get rid of ibx_irq_pre_postinstall()
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Futher cleanup around hpd pins and port identfiers (rev5)
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH v2 1/6] drm/i915/display/psr: Calculate selective fetch plane registers
 2020-10-29  0:13 UTC  (9+ messages)
` [Intel-gfx] [PATCH v2 2/6] drm/i915/display/psr: Use plane damage clips to calculate damaged area
` [Intel-gfx] [PATCH v2 3/6] drm/i915/display/psr: Consider other planes to damaged area calculation
` [Intel-gfx] [PATCH v2 4/6] drm/i915/display: Split and export main surface calculation from skl_check_main_surface()
` [Intel-gfx] [PATCH v2 5/6] RFC/WIP: drm/i915/display/psr: Consider tiling when doing the plane offset calculation
` [Intel-gfx] [PATCH v2 6/6] HAX/DO_NOT_MERGE_IT: drm/i915/display: Enable PSR2 selective fetch for testing
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for series starting with [v2,1/6] drm/i915/display/psr: Calculate selective fetch plane registers
` [Intel-gfx] ✗ Fi.CI.BAT: failure "

[Intel-gfx] [PATCH] drm/i915: Force initial atomic check in all eDP panels
 2020-10-29  0:00 UTC  (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH v3 1/6] drm/i915/dp: Some reshuffling in mode_valid as prep for bigjoiner modes
 2020-10-28 23:44 UTC  (9+ messages)
` [Intel-gfx] [PATCH v3 2/6] drm/i915: Add hw.pipe_mode to allow bigjoiner pipe/transcoder split
` [Intel-gfx] [PATCH v3 3/6] drm/i915: Add pipe_mode readout in verify_crtc_state
` [Intel-gfx] [PATCH v3 4/6] drm/i915: Pass intel_atomic_state instead of drm_atomic_state
` [Intel-gfx] [PATCH v3 5/6] drm/i915/dp: Prep for bigjoiner atomic check
` [Intel-gfx] [PATCH v3 6/6] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid(), v3
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v3,1/6] drm/i915/dp: Some reshuffling in mode_valid as prep for bigjoiner modes
` [Intel-gfx] ✗ Fi.CI.BAT: failure "

[Intel-gfx] [PATCH v11 00/12] Big joiner enabling
 2020-10-28 22:15 UTC  (16+ messages)
` [Intel-gfx] [PATCH v11 09/12] drm/i915: HW state readout for Bigjoiner case
` [Intel-gfx] [PATCH v11 10/12] drm/i915: Link planes in a bigjoiner configuration, v3
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for Big joiner enabling (rev5)

[Intel-gfx] [PATCH] drm/i915: Fix error handling during DPRX link training
 2020-10-28 20:18 UTC  (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH] drm/i915/ehl: Implement W/A 22010492432
 2020-10-28 17:40 UTC  (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH] drm/i915: Fix encoder lookup during PSR atomic check
 2020-10-28 17:21 UTC  (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH] drm/i915/jsl: Disable cursor clock gating in HDR mode
 2020-10-28 16:49 UTC  (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH v3 0/3] drm/i915/guc: Update to GuC v49
 2020-10-28 15:10 UTC  (5+ messages)
` [Intel-gfx] [PATCH v3 1/3] drm/i915/guc: Update to use firmware v49.0.1
` [Intel-gfx] [PATCH v3 2/3] drm/i915/guc: Improved reporting when GuC fails to load
` [Intel-gfx] [PATCH v3 3/3] drm/i915/guc: Clear pointers on free
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915/guc: Update to GuC v49

[Intel-gfx] [PATCH 1/3] drm/atomic-helpers: remove legacy_cursor_update hacks
 2020-10-28 13:27 UTC  (7+ messages)
` [Intel-gfx] [PATCH 01/65] drm/vc4: Drop legacy_cursor_update override
  ` [Intel-gfx] [PATCH 03/65] mm: Track mmu notifiers in fs_reclaim_acquire/release
  ` [Intel-gfx] [PATCH 10/65] drm/malidp: Annotate dma-fence critical section in commit path

[Intel-gfx] [PATCH] drm/i915/ehl: Remove require_force_probe protection
 2020-10-28 11:55 UTC  (13+ messages)

[Intel-gfx] [PULL] gvt-fixes
 2020-10-28 11:18 UTC  (3+ messages)

[Intel-gfx] [PATCH] drm/i915/dg1: Fix unbalanced braces
 2020-10-28  9:28 UTC  (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] drm/i915: Acquire connector reference before prop_work
 2020-10-28  9:22 UTC  (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH 0/8] drm/i915: Remainder of dbuf state stuff
 2020-10-28  8:20 UTC  (13+ messages)
` [Intel-gfx] [PATCH 1/8] drm/i915: Extract intel_crtc_ddb_weight()
` [Intel-gfx] [PATCH 2/8] drm/i915: Pass the crtc to skl_compute_dbuf_slices()
` [Intel-gfx] [PATCH 3/8] drm/i915: Introduce intel_dbuf_slice_size()
` [Intel-gfx] [PATCH 4/8] drm/i915: Introduce skl_ddb_entry_for_slices()
` [Intel-gfx] [PATCH 5/8] drm/i915: Move pipe ddb entries into the dbuf state
` [Intel-gfx] [PATCH 6/8] drm/i915: Extract intel_crtc_dbuf_weights()
` [Intel-gfx] [PATCH 7/8] drm/i915: Encapsulate dbuf state handling harder
` [Intel-gfx] [PATCH 8/8] drm/i915: Do a bit more initial readout for dbuf
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Remainder of dbuf state stuff
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH 1/3] drm/i915: Guard debugfs against invalid access without display
 2020-10-28  7:30 UTC  (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH] drm/i915/gem: Avoid synchronous binds deep within locks
 2020-10-28  7:28 UTC  (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] linux-next: manual merge of the drm-misc tree with the amdgpu tree
 2020-10-28  6:26 UTC  (2+ messages)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for "

[Intel-gfx] [PATCH v2 1/5] drm/i915/dp: Some reshuffling in mode_valid as prep for bigjoiner modes
 2020-10-28  5:20 UTC  (7+ messages)
` [Intel-gfx] [PATCH v2 2/5] drm/i915: Add hw.pipe_mode to allow bigjoiner pipe/transcoder split
` [Intel-gfx] [PATCH v2 3/5] drm/i915: Pass intel_atomic_state instead of drm_atomic_state
` [Intel-gfx] [PATCH v2 4/5] drm/i915/dp: Prep for bigjoiner atomic check
` [Intel-gfx] [PATCH v2 5/5] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid(), v3
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v2,1/5] drm/i915/dp: Some reshuffling in mode_valid as prep for bigjoiner modes
` [Intel-gfx] ✗ Fi.CI.BAT: failure "

[Intel-gfx] [PATCH 0/5] Prep for Big joiner + Allow bigjoiner modes
 2020-10-28  4:11 UTC  (17+ messages)
` [Intel-gfx] [PATCH 1/5] drm/i915: Add hw.pipe_mode to allow bigjoiner pipe/transcoder split
` [Intel-gfx] [PATCH 2/5] drm/i915/dp: Some reshuffling in mode_valid as prep for bigjoiner modes
` [Intel-gfx] [PATCH 3/5] drm/i915/dp: Prep for bigjoiner atomic check
` [Intel-gfx] [PATCH 4/5] drm/i915/dp: Call hw.adjusted_mode as hw_mode for clarity
` [Intel-gfx] [PATCH 5/5] drm/i915/dp: Allow big joiner modes in intel_dp_mode_valid(), v3
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Prep for Big joiner + Allow bigjoiner modes
` [Intel-gfx] ✗ Fi.CI.BAT: failure "

[Intel-gfx] [PATCH] drm/i915/gt: Start timeline with a wrap
 2020-10-28  3:05 UTC  (2+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "

[Intel-gfx] [PATCH 1/3] drm/i915/dg1: map/unmap pll clocks
 2020-10-28  2:35 UTC  (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] "
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH v2 00/19] drm/i915: Futher cleanup around hpd pins and port identfiers
 2020-10-28  1:00 UTC  (5+ messages)
` [Intel-gfx] [PATCH v2 16/19] drm/i915: Remove the per-plaform IIR HPD masking

[Intel-gfx] [CI 1/2] drm/i915/guc: skip disabling CTBs before sanitizing the GuC
 2020-10-27 23:23 UTC  (2+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [CI,1/2] drm/i915/guc: skip disabling CTBs before sanitizing the GuC (rev2)

[Intel-gfx] i915 Update : DG1 DMC
 2020-10-27 21:33 UTC  (3+ messages)

[Intel-gfx] [PATCH 1/6] drm/i915/display/psr: Calculate selective fetch plane registers
 2020-10-27 20:12 UTC  (8+ messages)
` [Intel-gfx] [PATCH 2/6] drm/i915/display/psr: Use plane damage clips to calculate damaged area
` [Intel-gfx] [PATCH 3/6] drm/i915/display/psr: Consider other planes to damaged area calculation

[Intel-gfx] [PATCH v3 00/63] drm/i915: Remove obj->mm.lock!
 2020-10-27 18:10 UTC  (6+ messages)
` [Intel-gfx] [PATCH v3 04/63] drm/i915: Pin timeline map after first timeline pin, v3


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox