From: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com>
To: <intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] ✗ Fi.CI.IGT: failure for Add DG2 OA support (rev11)
Date: Thu, 27 Oct 2022 12:44:13 -0700 [thread overview]
Message-ID: <Y1rfjW8FVZlHF8N2@unerlige-ril> (raw)
In-Reply-To: <Y1rdLic4+qZ5gPzI@unerlige-ril>
On Thu, Oct 27, 2022 at 12:34:06PM -0700, Umesh Nerlige Ramappa wrote:
>On Thu, Oct 27, 2022 at 03:08:41PM +0000, Patchwork wrote:
>> Patch Details
>>
>>Series: Add DG2 OA support (rev11)
>>URL: [1]https://patchwork.freedesktop.org/series/107584/
>>State: failure
>>Details: [2]https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107584v11/index.html
>>
>> CI Bug Log - changes from CI_DRM_12304_full -> Patchwork_107584v11_full
>>
>>Summary
>>
>> FAILURE
>>
>> Serious unknown changes coming with Patchwork_107584v11_full absolutely
>> need to be
>> verified manually.
>>
>> If you think the reported changes have nothing to do with the changes
>> introduced in Patchwork_107584v11_full, please notify your bug team to
>> allow them
>> to document this new failure mode, which will reduce false positives in
>> CI.
>>
>>Participating hosts (11 -> 11)
>>
>> No changes in participating hosts
>>
>>Possible new issues
>>
>> Here are the unknown changes that may have been introduced in
>> Patchwork_107584v11_full:
>>
>> IGT changes
>>
>> Possible regressions
>>
>> * igt@perf@global-sseu-config:
>>
>> * shard-tglb: [3]PASS -> [4]SKIP
>>
>> Suppressed
>>
>> The following results come from untrusted machines, tests, or statuses.
>> They do not affect the overall result.
>>
>> * igt@perf@global-sseu-config:
>>
>> * {shard-rkl}: [5]PASS -> [6]SKIP
>>
>> * {shard-dg1}: [7]PASS -> [8]SKIP
>
>The sseu-config feature is only applicable to ICL, for all other
>platforms, these tests are expected to skip.
Revisiting this, I see that the IGT series needs to be fixed to allow
these tests to run on gen12. Only gen12.5 onwards these tests are
supposed to skip.
Thanks,
Umesh
>
>Thanks,
>Umesh
>>
>>Known issues
>>
next prev parent reply other threads:[~2022-10-27 19:44 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-26 22:20 [Intel-gfx] [PATCH v6 00/16] Add DG2 OA support Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 01/16] drm/i915/perf: Fix OA filtering logic for GuC mode Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 02/16] drm/i915/perf: Add 32-bit OAG and OAR formats for DG2 Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 03/16] drm/i915/perf: Fix noa wait predication " Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 04/16] drm/i915/perf: Determine gen12 oa ctx offset at runtime Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 05/16] drm/i915/perf: Enable bytes per clock reporting in OA Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 06/16] drm/i915/perf: Simply use stream->ctx Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 07/16] drm/i915/perf: Move gt-specific data from i915->perf to gt->perf Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 08/16] drm/i915/perf: Replace gt->perf.lock with stream->lock for file ops Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 09/16] drm/i915/perf: Use gt-specific ggtt for OA and noa-wait buffers Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 10/16] drm/i915/perf: Store a pointer to oa_format in oa_buffer Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 11/16] drm/i915/perf: Add Wa_1508761755:dg2 Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 12/16] drm/i915/perf: Apply Wa_18013179988 Umesh Nerlige Ramappa
2022-10-26 22:20 ` [Intel-gfx] [PATCH v6 13/16] drm/i915/perf: Save/restore EU flex counters across reset Umesh Nerlige Ramappa
2022-10-26 22:21 ` [Intel-gfx] [PATCH v6 14/16] drm/i915/guc: Support OA when Wa_16011777198 is enabled Umesh Nerlige Ramappa
2022-10-26 22:21 ` [Intel-gfx] [PATCH v6 15/16] drm/i915/perf: complete programming whitelisting for XEHPSDV Umesh Nerlige Ramappa
2022-10-26 22:21 ` [Intel-gfx] [PATCH v6 16/16] drm/i915/perf: Enable OA for DG2 Umesh Nerlige Ramappa
2022-10-27 3:35 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add DG2 OA support (rev11) Patchwork
2022-10-27 4:01 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-10-27 15:08 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-10-27 19:34 ` Umesh Nerlige Ramappa
2022-10-27 19:44 ` Umesh Nerlige Ramappa [this message]
2022-10-27 18:57 ` [Intel-gfx] [PATCH v6 00/16] Add DG2 OA support Lionel Landwerlin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y1rfjW8FVZlHF8N2@unerlige-ril \
--to=umesh.nerlige.ramappa@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox