From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: I915-ci-infra@lists.freedesktop.org
Subject: Re: ✗ i915.CI.Full: failure for drm/i915: Precompute plane SURF address/etc.
Date: Wed, 2 Apr 2025 18:00:50 +0300 [thread overview]
Message-ID: <Z-1RIsXg14-2qMbg@intel.com> (raw)
In-Reply-To: <174356840050.25661.7739072322248133579@e6b6f09ec485>
On Wed, Apr 02, 2025 at 04:33:20AM -0000, Patchwork wrote:
> == Series Details ==
>
> Series: drm/i915: Precompute plane SURF address/etc.
> URL : https://patchwork.freedesktop.org/series/147097/
> State : failure
>
> == Summary ==
>
> CI Bug Log - changes from CI_DRM_16361_full -> Patchwork_147097v1_full
> ====================================================
>
> Summary
> -------
>
> **FAILURE**
>
> Serious unknown changes coming with Patchwork_147097v1_full absolutely need to be
> verified manually.
>
> If you think the reported changes have nothing to do with the changes
> introduced in Patchwork_147097v1_full, please notify your bug team (I915-ci-infra@lists.freedesktop.org) to allow them
> to document this new failure mode, which will reduce false positives in CI.
>
>
>
> Participating hosts (10 -> 10)
> ------------------------------
>
> No changes in participating hosts
>
> Possible new issues
> -------------------
>
> Here are the unknown changes that may have been introduced in Patchwork_147097v1_full:
>
> ### IGT changes ###
>
> #### Possible regressions ####
>
> * igt@kms_color@ctm-max@pipe-a-hdmi-a-1:
> - shard-snb: [PASS][1] -> [ABORT][2] +17 other tests abort
> [1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_16361/shard-snb2/igt@kms_color@ctm-max@pipe-a-hdmi-a-1.html
> [2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_147097v1/shard-snb5/igt@kms_color@ctm-max@pipe-a-hdmi-a-1.html
Apparently I forgot that we can't do the *_ctl_crtc() stuff
so early as crtc_state->gamma_enable & co. haven't been computed
yet.
I think I still want to clean up the ->ctl stuff, but I probably
need to add a new plane vfunc for this. And I think I might take
that opportunity to move some of plane related details from
intel_color_add_affected_planes() into the plane code proper.
For now I'll probably repost the first six patches as a
separate series since all that should be completely fine as is.
What's also slightly troubling about these CI results is that
GLK didn't catch anything, despite the potential to use a stale
PLANE_COLOR_CTL. And presumable SNB only caught stuff becasue the
state checker noticed the stale DSPCNTR, but the tests didn't.
So seems like we are somehow missing tests that would change
gamma_mode & co. without touching the plane...
>
> * igt@kms_color@ctm-max@pipe-b-hdmi-a-1:
> - shard-snb: [PASS][3] -> [DMESG-WARN][4] +3 other tests dmesg-warn
> [3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_16361/shard-snb2/igt@kms_color@ctm-max@pipe-b-hdmi-a-1.html
> [4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_147097v1/shard-snb5/igt@kms_color@ctm-max@pipe-b-hdmi-a-1.html
CI folks, why is this reported as 'dmesg-warn' vs. the previous test was
'abort' even though both tests failed in the same exact way (state checker
WARN)?
--
Ville Syrjälä
Intel
prev parent reply other threads:[~2025-04-02 15:00 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-02 0:22 [PATCH 0/9] drm/i915: Precompute plane SURF address/etc Ville Syrjala
2025-04-02 0:22 ` [PATCH 1/9] drm/i915: Precompute plane SURF address Ville Syrjala
2025-04-02 0:22 ` [PATCH 2/9] drm/i915: Nuke intel_plane_ggtt_offset() Ville Syrjala
2025-04-02 0:22 ` [PATCH 3/9] drm/i915: Move the intel_dpt_offset() check into intel_plane_pin_fb() Ville Syrjala
2025-04-02 0:22 ` [PATCH 4/9] drm/i915: Use i915_vma_offset() in intel_dpt_offset() Ville Syrjala
2025-04-02 0:22 ` [PATCH 5/9] drm/i915: Remove unused dpt_total_entries() Ville Syrjala
2025-04-02 0:22 ` [PATCH 6/9] drm/i915: Don't pass crtc_state to foo_plane_ctl() & co Ville Syrjala
2025-04-02 0:22 ` [PATCH 7/9] drm/i915: Include crtc contributed bits in plane_state->ctl Ville Syrjala
2025-04-02 0:22 ` [PATCH 8/9] drm/i915: Add tracepoint for plane faults Ville Syrjala
2025-04-02 0:22 ` [PATCH 9/9] drm/i915: Include plane ctl/surf registers in the plane update_arm() tracepoint Ville Syrjala
2025-04-02 1:42 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Precompute plane SURF address/etc Patchwork
2025-04-02 1:42 ` ✗ Fi.CI.SPARSE: " Patchwork
2025-04-02 2:02 ` ✓ i915.CI.BAT: success " Patchwork
2025-04-02 4:33 ` ✗ i915.CI.Full: failure " Patchwork
2025-04-02 15:00 ` Ville Syrjälä [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Z-1RIsXg14-2qMbg@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=I915-ci-infra@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox