From: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
To: Robin Murphy <robin.murphy@arm.com>,
Lu Baolu <baolu.lu@linux.intel.com>,
Intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH] drm/i915: Use per device iommu check
Date: Thu, 11 Nov 2021 15:18:17 +0000 [thread overview]
Message-ID: <bc873275-eb22-0cbd-7ee4-094f210f7ffe@linux.intel.com> (raw)
In-Reply-To: <9463fda7-d215-6c14-3ca7-a2ff94349c3e@arm.com>
On 10/11/2021 14:37, Robin Murphy wrote:
> On 2021-11-10 14:11, Tvrtko Ursulin wrote:
>>
>> On 10/11/2021 12:35, Lu Baolu wrote:
>>> On 2021/11/10 20:08, Tvrtko Ursulin wrote:
>>>>
>>>> On 10/11/2021 12:04, Lu Baolu wrote:
>>>>> On 2021/11/10 17:30, Tvrtko Ursulin wrote:
>>>>>>
>>>>>> On 10/11/2021 07:12, Lu Baolu wrote:
>>>>>>> Hi Tvrtko,
>>>>>>>
>>>>>>> On 2021/11/9 20:17, Tvrtko Ursulin wrote:
>>>>>>>> From: Tvrtko Ursulin<tvrtko.ursulin@intel.com>
>>>>>>>>
>>>>>>>> On igfx + dgfx setups, it appears that intel_iommu=igfx_off
>>>>>>>> option only
>>>>>>>> disables the igfx iommu. Stop relying on global
>>>>>>>> intel_iommu_gfx_mapped
>>>>>>>> and probe presence of iommu domain per device to accurately
>>>>>>>> reflect its
>>>>>>>> status.
>>>>>>>>
>>>>>>>> Signed-off-by: Tvrtko Ursulin<tvrtko.ursulin@intel.com>
>>>>>>>> Cc: Lu Baolu<baolu.lu@linux.intel.com>
>>>>>>>> ---
>>>>>>>> Baolu, is my understanding here correct? Maybe I am confused by
>>>>>>>> both
>>>>>>>> intel_iommu_gfx_mapped and dmar_map_gfx being globals in the
>>>>>>>> intel_iommu
>>>>>>>> driver. But it certainly appears the setup can assign some iommu
>>>>>>>> ops (and
>>>>>>>> assign the discrete i915 to iommu group) when those two are set
>>>>>>>> to off.
>>>>>>>
>>>>>>> diff --git a/drivers/gpu/drm/i915/i915_drv.h
>>>>>>> b/drivers/gpu/drm/i915/i915_drv.h
>>>>>>> index e967cd08f23e..9fb38a54f1fe 100644
>>>>>>> --- a/drivers/gpu/drm/i915/i915_drv.h
>>>>>>> +++ b/drivers/gpu/drm/i915/i915_drv.h
>>>>>>> @@ -1763,26 +1763,27 @@ static inline bool run_as_guest(void)
>>>>>>> #define HAS_D12_PLANE_MINIMIZATION(dev_priv)
>>>>>>> (IS_ROCKETLAKE(dev_priv) || \
>>>>>>> IS_ALDERLAKE_S(dev_priv))
>>>>>>>
>>>>>>> -static inline bool intel_vtd_active(void)
>>>>>>> +static inline bool intel_vtd_active(struct drm_i915_private *i915)
>>>>>>> {
>>>>>>> -#ifdef CONFIG_INTEL_IOMMU
>>>>>>> - if (intel_iommu_gfx_mapped)
>>>>>>> + if (iommu_get_domain_for_dev(i915->drm.dev))
>>>>>>> return true;
>>>>>>> -#endif
>>>>>>>
>>>>>>> /* Running as a guest, we assume the host is enforcing VT'd */
>>>>>>> return run_as_guest();
>>>>>>> }
>>>>>>>
>>>>>>> Have you verified this change? I am afraid that
>>>>>>> iommu_get_domain_for_dev() always gets a valid iommu domain even
>>>>>>> intel_iommu_gfx_mapped == 0.
>>>>>>
>>>>>> Yes it seems to work as is:
>>>>>>
>>>>>> default:
>>>>>>
>>>>>> # grep -i iommu /sys/kernel/debug/dri/*/i915_capabilities
>>>>>> /sys/kernel/debug/dri/0/i915_capabilities:iommu: enabled
>>>>>> /sys/kernel/debug/dri/1/i915_capabilities:iommu: enabled
>>>>>>
>>>>>> intel_iommu=igfx_off:
>>>>>>
>>>>>> # grep -i iommu /sys/kernel/debug/dri/*/i915_capabilities
>>>>>> /sys/kernel/debug/dri/0/i915_capabilities:iommu: disabled
>>>>>> /sys/kernel/debug/dri/1/i915_capabilities:iommu: enabled
>>>>>>
>>>>>> On my system dri device 0 is integrated graphics and 1 is discrete.
>>>>>
>>>>> The drm device 0 has a dedicated iommu. When the user request igfx not
>>>>> mapped, the VT-d implementation will turn it off to save power. But
>>>>> for
>>>>> shared iommu, you definitely will get it enabled.
>>>>
>>>> Sorry I am not following, what exactly do you mean? Is there a
>>>> platform with integrated graphics without a dedicated iommu, in
>>>> which case intel_iommu=igfx_off results in intel_iommu_gfx_mapped ==
>>>> 0 and iommu_get_domain_for_dev returning non-NULL?
>>>
>>> Your code always work for an igfx with a dedicated iommu. This might be
>>> always true on today's platforms. But from driver's point of view, we
>>> should not make such assumption.
>>>
>>> For example, if the iommu implementation decides not to turn off the
>>> graphic iommu (perhaps due to some hw quirk or for graphic
>>> virtualization), your code will be broken.
>>
>> If I got it right, this would go back to your earlier recommendation
>> to have the check look like this:
>>
>> static bool intel_vtd_active(struct drm_i915_private *i915)
>> {
>> struct iommu_domain *domain;
>>
>> domain = iommu_get_domain_for_dev(i915->drm.dev);
>> if (domain && (domain->type & __IOMMU_DOMAIN_PAGING))
>> return true;
>> ...
>>
>> This would be okay as a first step?
>>
>> Elsewhere in the thread Robin suggested looking at the dec->dma_ops
>> and comparing against iommu_dma_ops. These two solution would be
>> effectively the same?
>
> Effectively, yes. See iommu_setup_dma_ops() - the only way to end up
> with iommu_dma_ops is if a managed translation domain is present; if the
> IOMMU is present but the default domain type has been set to passthrough
> (either globally or forced for the given device) it will do nothing and
> leave you with dma-direct, while if the IOMMU has been ignored entirely
> then it should never even be called. Thus it neatly encapsulates what
> you're after here.
One concern I have is whether the pass-through mode truly does nothing
or addresses perhaps still go through the dmar hardware just with no
translation?
If latter then most like for like change is actually exactly what the
first version of my patch did. That is replace intel_iommu_gfx_mapped
with a plain non-NULL check on iommu_get_domain_for_dev.
Regards,
Tvrtko
next prev parent reply other threads:[~2021-11-11 15:18 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-09 12:17 [Intel-gfx] [PATCH] drm/i915: Use per device iommu check Tvrtko Ursulin
2021-11-09 14:02 ` [Intel-gfx] ✓ Fi.CI.BAT: success for " Patchwork
2021-11-09 16:23 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2021-11-09 17:19 ` [Intel-gfx] [PATCH] " Lucas De Marchi
2021-11-09 17:35 ` Tvrtko Ursulin
2021-11-10 7:25 ` Lu Baolu
2021-11-10 9:35 ` Tvrtko Ursulin
2021-11-10 12:16 ` Robin Murphy
2021-11-10 12:26 ` Lu Baolu
2021-11-10 7:12 ` Lu Baolu
2021-11-10 9:30 ` Tvrtko Ursulin
2021-11-10 12:04 ` Lu Baolu
2021-11-10 12:08 ` Tvrtko Ursulin
2021-11-10 12:35 ` Lu Baolu
2021-11-10 14:11 ` Tvrtko Ursulin
2021-11-10 14:37 ` Robin Murphy
2021-11-11 15:18 ` Tvrtko Ursulin [this message]
2021-11-12 0:58 ` Lu Baolu
2021-11-12 14:10 ` Tvrtko Ursulin
2021-11-11 15:06 ` Tvrtko Ursulin
2021-11-12 0:53 ` Lu Baolu
2021-11-12 13:40 ` Tvrtko Ursulin
2021-11-25 10:00 ` Tvrtko Ursulin
2021-11-10 8:00 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/i915: Use per device iommu check (rev2) Patchwork
-- strict thread matches above, loose matches on Subject: below --
2021-11-25 10:42 [Intel-gfx] [PATCH] drm/i915: Use per device iommu check Tvrtko Ursulin
2021-11-25 11:47 ` Robin Murphy
2021-11-26 8:26 ` Lu Baolu
2021-11-26 14:00 ` Tvrtko Ursulin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=bc873275-eb22-0cbd-7ee4-094f210f7ffe@linux.intel.com \
--to=tvrtko.ursulin@linux.intel.com \
--cc=Intel-gfx@lists.freedesktop.org \
--cc=baolu.lu@linux.intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=robin.murphy@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox