Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Govindapillai, Vinod" <vinod.govindapillai@intel.com>
To: "ville.syrjala@linux.intel.com" <ville.syrjala@linux.intel.com>,
	"intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>
Cc: "intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>
Subject: Re: [PATCH 02/11] drm/i915/bw: Streamline dg2_get_bw_info()
Date: Mon, 1 Jun 2026 21:02:34 +0000	[thread overview]
Message-ID: <c892cda71006aa0f357833dc7c9db5b2324adbb4.camel@intel.com> (raw)
In-Reply-To: <20260528103458.18069-3-ville.syrjala@linux.intel.com>

On Thu, 2026-05-28 at 13:34 +0300, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> 
> Make dg2_get_bw_info() look a bit more like xe2_hpd_get_bw_info()
> so that we don't have so many different ways of writing the same
> stuff (namely the "set all plane groups to the same value" part).
> 
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
>  drivers/gpu/drm/i915/display/intel_bw.c | 22 ++++++----------------
>  1 file changed, 6 insertions(+), 16 deletions(-)
> 


Reviewed-by: Vinod Govindapillai <vinod.govindapillai@intel.com>


> diff --git a/drivers/gpu/drm/i915/display/intel_bw.c
> b/drivers/gpu/drm/i915/display/intel_bw.c
> index d0ceffc93f36..887628144864 100644
> --- a/drivers/gpu/drm/i915/display/intel_bw.c
> +++ b/drivers/gpu/drm/i915/display/intel_bw.c
> @@ -699,25 +699,15 @@ static int tgl_get_bw_info(struct intel_display
> *display,
>  
>  static void dg2_get_bw_info(struct intel_display *display)
>  {
> -	unsigned int deratedbw = display->platform.dg2_g11 ? 38000 :
> 50000;
> -	int num_groups = ARRAY_SIZE(display->bw.max);
>  	int i;
>  
> -	/*
> -	 * DG2 doesn't have SAGV or QGV points, just a constant max
> bandwidth
> -	 * that doesn't depend on the number of planes enabled. So
> fill all the
> -	 * plane group with constant bw information for uniformity
> with other
> -	 * platforms. DG2-G10 platforms have a constant 50 GB/s
> bandwidth,
> -	 * whereas DG2-G11 platforms have 38 GB/s.
> -	 */
> -	for (i = 0; i < num_groups; i++) {
> -		struct intel_bw_info *bi = &display->bw.max[i];
> +	display->bw.max[0].deratedbw[0] = display->platform.dg2_g11
> ? 38000 : 50000;
>  
> -		bi->num_planes = 1;
> -		/* Need only one dummy QGV point per group */
> -		bi->num_qgv_points = 1;
> -		bi->deratedbw[0] = deratedbw;
> -	}
> +	/* Bandwidth does not depend on # of planes; set all groups
> the same */
> +	display->bw.max[0].num_planes = 1;
> +	display->bw.max[0].num_qgv_points = 1;
> +	for (i = 1; i < ARRAY_SIZE(display->bw.max); i++)
> +		display->bw.max[i] = display->bw.max[0];
>  
>  	display->sagv.status = I915_SAGV_NOT_CONTROLLED;
>  }


  reply	other threads:[~2026-06-01 21:02 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-28 10:34 [PATCH 00/11] drm/i915/bw: Cleanups Ville Syrjala
2026-05-28 10:34 ` [PATCH 01/11] drm/i915/bw: Don't memcpy() pointlessly Ville Syrjala
2026-06-01 20:54   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 02/11] drm/i915/bw: Streamline dg2_get_bw_info() Ville Syrjala
2026-06-01 21:02   ` Govindapillai, Vinod [this message]
2026-05-28 10:34 ` [PATCH 03/11] drm/i915/bw: Initialize num_planes sensibly for the first plane group in TGL+ Ville Syrjala
2026-06-04 14:46   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 04/11] drm/i915/bw: Move 'bi_next' to tighter scope Ville Syrjala
2026-06-04 14:48   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 05/11] drn/i915/bw: s/num_points/num_qgv_points/ Ville Syrjala
2026-06-04 14:49   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 06/11] drm/i915/bw: Move num_{qgv, psf}_points out from the plane group Ville Syrjala
2026-06-04 14:53   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 07/11] drm/i915/bw: Move psf_bw[] " Ville Syrjala
2026-06-04 14:55   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 08/11] drm/i915/bw: Move peakbw[] " Ville Syrjala
2026-06-04 14:57   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 09/11] drm/i915/bw: Print derated bandwidth numbers for DG2 Ville Syrjala
2026-06-04 14:58   ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 10/11] drm/i915/bw: Use icl_qgv_bw() Ville Syrjala
2026-06-04 14:59   ` Govindapillai, Vinod
2026-06-04 15:12     ` Ville Syrjälä
2026-06-04 15:22       ` Govindapillai, Vinod
2026-06-04 15:31         ` Ville Syrjälä
2026-06-04 15:40           ` Govindapillai, Vinod
2026-05-28 10:34 ` [PATCH 11/11] drm/i915/bw: Simplify the best max_data_rate search Ville Syrjala
2026-06-04 16:14   ` Govindapillai, Vinod
2026-05-28 11:58 ` ✓ i915.CI.BAT: success for drm/i915/bw: Cleanups Patchwork
2026-05-28 18:10 ` ✗ i915.CI.Full: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c892cda71006aa0f357833dc7c9db5b2324adbb4.camel@intel.com \
    --to=vinod.govindapillai@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox