From: Jani Nikula <jani.nikula@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: jani.nikula@intel.com
Subject: [Intel-gfx] [PATCH 0/8] drm/i915/dsc: cleanups
Date: Tue, 5 Sep 2023 20:11:19 +0300 [thread overview]
Message-ID: <cover.1693933849.git.jani.nikula@intel.com> (raw)
Jani Nikula (8):
drm/i915/dsc: improve clarify of the pps reg read/write helpers
drm/i915/dsc: have intel_dsc_pps_read_and_verify() return the value
drm/i915/dsc: have intel_dsc_pps_read() return the value
drm/i915/dsc: rename pps write to intel_dsc_pps_write()
drm/i915/dsc: drop redundant = 0 assignments
drm/i915/dsc: clean up pps comments
drm/i915/dsc: add the PPS number to the register content macros
drm/i915/dsc: use REG_BIT, REG_GENMASK, and friends for PPS0 and PPS1
drivers/gpu/drm/i915/display/intel_vdsc.c | 362 +++++++++---------
.../gpu/drm/i915/display/intel_vdsc_regs.h | 184 ++++-----
2 files changed, 272 insertions(+), 274 deletions(-)
--
2.39.2
next reply other threads:[~2023-09-05 17:16 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-09-05 17:11 Jani Nikula [this message]
2023-09-05 17:11 ` [Intel-gfx] [PATCH 1/8] drm/i915/dsc: improve clarify of the pps reg read/write helpers Jani Nikula
2023-09-07 4:46 ` Kandpal, Suraj
2023-09-11 15:45 ` Jani Nikula
2023-09-05 17:11 ` [Intel-gfx] [PATCH 2/8] drm/i915/dsc: have intel_dsc_pps_read_and_verify() return the value Jani Nikula
2023-09-07 4:57 ` Kandpal, Suraj
2023-09-05 17:11 ` [Intel-gfx] [PATCH 3/8] drm/i915/dsc: have intel_dsc_pps_read() " Jani Nikula
2023-09-07 5:05 ` Kandpal, Suraj
2023-09-05 17:11 ` [Intel-gfx] [PATCH 4/8] drm/i915/dsc: rename pps write to intel_dsc_pps_write() Jani Nikula
2023-09-07 5:07 ` Kandpal, Suraj
2023-09-05 17:11 ` [Intel-gfx] [PATCH 5/8] drm/i915/dsc: drop redundant = 0 assignments Jani Nikula
2023-09-08 4:32 ` Kandpal, Suraj
2023-09-05 17:11 ` [Intel-gfx] [PATCH 6/8] drm/i915/dsc: clean up pps comments Jani Nikula
2023-09-07 5:10 ` Kandpal, Suraj
2023-09-05 17:11 ` [Intel-gfx] [PATCH 7/8] drm/i915/dsc: add the PPS number to the register content macros Jani Nikula
2023-09-07 5:42 ` Kandpal, Suraj
2023-09-07 5:51 ` Kandpal, Suraj
2023-09-05 17:11 ` [Intel-gfx] [PATCH 8/8] drm/i915/dsc: use REG_BIT, REG_GENMASK, and friends for PPS0 and PPS1 Jani Nikula
2023-09-07 5:51 ` Kandpal, Suraj
2023-09-06 0:42 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/dsc: cleanups Patchwork
2023-09-06 0:54 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-09-06 2:18 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1693933849.git.jani.nikula@intel.com \
--to=jani.nikula@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox