From: Gustavo Sousa <gustavo.sousa@intel.com>
To: <intel-xe@lists.freedesktop.org>
Cc: Matt Roper <matthew.d.roper@intel.com>,
Michal Wajdeczko <michal.wajdeczko@intel.com>,
Lucas De Marchi <lucas.demarchi@intel.com>
Subject: Re: [PATCH v2 0/2] drm/xe: Add kunit checks for dma_mask_size, va_bits and vm_max_level
Date: Wed, 22 Oct 2025 10:32:04 -0300 [thread overview]
Message-ID: <176113992426.3231.17207183545511853928@intel.com> (raw)
In-Reply-To: <20251020-xe-kunit-dma_mask_size-va_bits-vm_max_level-v2-0-27b03971bc7e@intel.com>
Quoting Gustavo Sousa (2025-10-20 20:45:55-03:00)
>As part of [1], we ended up moving members va_bits and vm_max_level
>(among others) back to struct xe_device_desc. Those two, as well as
>dma_mask_size, are all expected to be non-zero. Let's add checks in our
>kunit code to verify that.
>
>[1] https://lore.kernel.org/all/20251013200944.2499947-25-matthew.d.roper@intel.com/T/
>
>Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>
>---
>Changes in v2:
>- Add tweaks suggested by Michal, please see individual patches for
> details.
>- Link to v1: https://lore.kernel.org/r/20251016-xe-kunit-dma_mask_size-va_bits-vm_max_level-v1-0-d0886d97121d@intel.com
>
>---
>Gustavo Sousa (2):
> drm/xe/tests/pci: Convert GT count check to general device check
> drm/xe/tests/pci: Check dma_mask_size, va_bits and vm_max_level
Pushed to drm-xe-next. Thanks Michal and Lucas for the reviews!
--
Gustavo Sousa
>
> drivers/gpu/drm/xe/tests/xe_pci_test.c | 16 +++++++++++-----
> 1 file changed, 11 insertions(+), 5 deletions(-)
>---
>base-commit: bee2d9e4308e4b888e2524014a246793233f75e8
>change-id: 20251016-xe-kunit-dma_mask_size-va_bits-vm_max_level-27c61d134984
>
>Best regards,
>--
>Gustavo Sousa <gustavo.sousa@intel.com>
>
prev parent reply other threads:[~2025-10-22 13:32 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-20 23:45 [PATCH v2 0/2] drm/xe: Add kunit checks for dma_mask_size, va_bits and vm_max_level Gustavo Sousa
2025-10-20 23:45 ` [PATCH v2 1/2] drm/xe/tests/pci: Convert GT count check to general device check Gustavo Sousa
2025-10-20 23:57 ` Gustavo Sousa
2025-10-21 2:07 ` Lucas De Marchi
2025-10-22 13:31 ` Gustavo Sousa
2025-10-20 23:45 ` [PATCH v2 2/2] drm/xe/tests/pci: Check dma_mask_size, va_bits and vm_max_level Gustavo Sousa
2025-10-21 2:09 ` Lucas De Marchi
2025-10-21 12:52 ` ✓ CI.KUnit: success for drm/xe: Add kunit checks for dma_mask_size, va_bits and vm_max_level (rev2) Patchwork
2025-10-21 13:44 ` ✓ Xe.CI.BAT: " Patchwork
2025-10-21 14:58 ` ✗ Xe.CI.Full: failure " Patchwork
2025-10-22 12:42 ` Gustavo Sousa
2025-10-22 13:32 ` Gustavo Sousa [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=176113992426.3231.17207183545511853928@intel.com \
--to=gustavo.sousa@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=lucas.demarchi@intel.com \
--cc=matthew.d.roper@intel.com \
--cc=michal.wajdeczko@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox