From: Mitul Golani <mitulkumar.ajitkumar.golani@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: intel-xe@lists.freedesktop.org,
mitulkumar.ajitkumar.golani@intel.com,
ankit.k.nautiyal@intel.com, uma.shankar@intel.com,
ville.syrjala@linux.intel.com
Subject: [PATCH v8 00/22] Enable/Disable DC balance along with VRR DSB
Date: Mon, 27 Oct 2025 21:59:05 +0530 [thread overview]
Message-ID: <20251027162927.2655581-1-mitulkumar.ajitkumar.golani@intel.com> (raw)
Control DC Balance Adjustment bit to accomodate changes along
with VRR DSB implementation.
Mitul Golani (16):
drm/i915/display: Add source param for dc balance
drm/i915/vrr: Add VRR DC balance registers
drm/i915/vrr: Add DC Balance params to crtc_state
drm/i915/vrr: Add state dump for DC Balance params
drm/i915/vrr: Add compute config for DC Balance params
drm/i915/display: Add DC Balance flip counter in crtc
drm/i915/vrr: Increment DC balance flip count on every flip
drm/i915/vrr: Add function to reset DC Balance flip count
drm/i915/vrr: Add function reset DC balance accumulated params
drm/i915/vrr: Write DC balance params to hw registers
drm/i915/vrr: Configure DC balance flipline adjustment
drm/i915/display: Wait for VRR PUSH status update
drm/i915/display: Add function to configure event for dc balance
drm/i915/vrr: Enable Adaptive sync counter bit
drm/i915/vrr: Enable DC Balance
drm/i915/vrr: Add function to check if DC Balance Possible
Ville Syrjälä (6):
drm/i915/dmc: Add pipe dmc registers and bits for DC Balance
drm/i915/vrr: Add functions to read out vmin/vmax stuff
drm/i915/vblank: Extract vrr_vblank_start()
drm/i915/vrr: Implement vblank evasion with DC balancing
drm/i915/dsb: Add pipedmc dc balance enable/disable
drm/i915/vrr: Pause DC Balancing for DSB commits
drivers/gpu/drm/i915/display/intel_color.c | 1 +
.../drm/i915/display/intel_crtc_state_dump.c | 8 +
drivers/gpu/drm/i915/display/intel_display.c | 52 ++++
.../drm/i915/display/intel_display_device.h | 1 +
.../drm/i915/display/intel_display_types.h | 11 +
drivers/gpu/drm/i915/display/intel_dmc.c | 32 +++
drivers/gpu/drm/i915/display/intel_dmc.h | 6 +
drivers/gpu/drm/i915/display/intel_dmc_regs.h | 61 ++++-
drivers/gpu/drm/i915/display/intel_dsb.c | 31 ++-
drivers/gpu/drm/i915/display/intel_vblank.c | 33 ++-
drivers/gpu/drm/i915/display/intel_vrr.c | 232 ++++++++++++++++++
drivers/gpu/drm/i915/display/intel_vrr.h | 12 +
drivers/gpu/drm/i915/display/intel_vrr_regs.h | 69 ++++++
13 files changed, 543 insertions(+), 6 deletions(-)
--
2.48.1
next reply other threads:[~2025-10-27 16:29 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-27 16:29 Mitul Golani [this message]
2025-10-27 16:29 ` [PATCH v8 01/22] drm/i915/display: Add source param for dc balance Mitul Golani
2025-10-27 16:29 ` [PATCH v8 02/22] drm/i915/dmc: Add pipe dmc registers and bits for DC Balance Mitul Golani
2025-10-27 16:29 ` [PATCH v8 03/22] drm/i915/vrr: Add VRR DC balance registers Mitul Golani
2025-10-27 16:29 ` [PATCH v8 04/22] drm/i915/vrr: Add functions to read out vmin/vmax stuff Mitul Golani
2025-10-27 16:29 ` [PATCH v8 05/22] drm/i915/vrr: Add DC Balance params to crtc_state Mitul Golani
2025-10-27 16:29 ` [PATCH v8 06/22] drm/i915/vrr: Add state dump for DC Balance params Mitul Golani
2025-10-27 16:29 ` [PATCH v8 07/22] drm/i915/vrr: Add compute config " Mitul Golani
2025-10-27 16:29 ` [PATCH v8 08/22] drm/i915/display: Add DC Balance flip counter in crtc Mitul Golani
2025-10-27 16:29 ` [PATCH v8 09/22] drm/i915/vrr: Increment DC balance flip count on every flip Mitul Golani
2025-10-27 16:29 ` [PATCH v8 10/22] drm/i915/vrr: Add function to reset DC Balance flip count Mitul Golani
2025-10-27 16:29 ` [PATCH v8 11/22] drm/i915/vrr: Add function reset DC balance accumulated params Mitul Golani
2025-10-27 16:29 ` [PATCH v8 12/22] drm/i915/vrr: Write DC balance params to hw registers Mitul Golani
2025-10-27 16:29 ` [PATCH v8 13/22] drm/i915/vrr: Configure DC balance flipline adjustment Mitul Golani
2025-10-27 16:29 ` [PATCH v8 14/22] drm/i915/vblank: Extract vrr_vblank_start() Mitul Golani
2025-10-27 16:29 ` [PATCH v8 15/22] drm/i915/vrr: Implement vblank evasion with DC balancing Mitul Golani
2025-10-27 16:29 ` [PATCH v8 16/22] drm/i915/display: Wait for VRR PUSH status update Mitul Golani
2025-10-27 16:29 ` [PATCH v8 17/22] drm/i915/dsb: Add pipedmc dc balance enable/disable Mitul Golani
2025-10-27 16:29 ` [PATCH v8 18/22] drm/i915/vrr: Pause DC Balancing for DSB commits Mitul Golani
2025-10-27 16:29 ` [PATCH v8 19/22] drm/i915/display: Add function to configure event for dc balance Mitul Golani
2025-10-27 16:29 ` [PATCH v8 20/22] drm/i915/vrr: Enable Adaptive sync counter bit Mitul Golani
2025-10-27 16:29 ` [PATCH v8 21/22] drm/i915/vrr: Enable DC Balance Mitul Golani
2025-10-27 16:29 ` [PATCH v8 22/22] drm/i915/vrr: Add function to check if DC Balance Possible Mitul Golani
2025-10-27 19:51 ` kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251027162927.2655581-1-mitulkumar.ajitkumar.golani@intel.com \
--to=mitulkumar.ajitkumar.golani@intel.com \
--cc=ankit.k.nautiyal@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=uma.shankar@intel.com \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox