* Re: [PATCH v1] drm/xe/sysctrl: Fix byte-order reversal in mailbox frame transport
2026-09-21 11:30 [PATCH v1] drm/xe/sysctrl: Fix byte-order reversal in mailbox frame transport Anoop, Vijay
@ 2026-09-21 11:41 ` sashiko-bot
2026-09-21 11:53 ` ✓ CI.KUnit: success for " Patchwork
` (2 subsequent siblings)
3 siblings, 0 replies; 5+ messages in thread
From: sashiko-bot @ 2026-09-21 11:41 UTC (permalink / raw)
To: Anoop, Vijay; +Cc: intel-xe
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [High] drm/xe/sysctrl: transport fix breaks host-endian payload parsing on BE systems
--
commit 017fa1e0d0cfc7a44d6ea80c21fb3e61c82f81e1
Author: Anoop Vijay <anoop.c.vijay@intel.com>
drm/xe/sysctrl: Fix byte-order reversal in mailbox frame transport
This commit fixes byte-swapping in the mailbox frame transport on
big-endian systems by using get_unaligned_le32() and put_unaligned_le32().
This preserves the little-endian wire format instead of treating the byte
stream as host-endian u32 values.
Link: https://patchwork.freedesktop.org/patch/751309/?series=172513&rev=5
> diff --git a/drivers/gpu/drm/xe/xe_sysctrl_mailbox.c b/drivers/gpu/drm/xe/xe_sysctrl_mailbox.c
> index 72baf1aa4b3ad..d5a34a24a0d60 100644
> --- a/drivers/gpu/drm/xe/xe_sysctrl_mailbox.c
> +++ b/drivers/gpu/drm/xe/xe_sysctrl_mailbox.c
[ ... ]
> @@ -84,16 +85,16 @@ static int sysctrl_read_frame(struct xe_sysctrl *sc, void *frame,
> SYSCTRL_MB_DATA0, SYSCTRL_MB_DATA1, SYSCTRL_MB_DATA2, SYSCTRL_MB_DATA3
> };
> struct xe_device *xe = sc_to_xe(sc);
> - u32 val[XE_SYSCTRL_MB_FRAME_SIZE / sizeof(u32)] = {0};
> + u8 buf[XE_SYSCTRL_MB_FRAME_SIZE] = {};
> u32 dw = DIV_ROUND_UP(len, sizeof(u32));
> u32 i;
>
> xe_assert(xe, len > 0 && len <= XE_SYSCTRL_MB_FRAME_SIZE);
>
> for (i = 0; i < dw; i++)
> - val[i] = xe_mmio_read32(sc->mmio, regs[i]);
> + put_unaligned_le32(xe_mmio_read32(sc->mmio, regs[i]), buf + i * sizeof(u32));
[Severity: High]
Does this correctly enforce a strict little-endian byte stream in the
buffer, but inadvertently break host-endian payload parsing on big-endian
systems?
While this fixes the transport byte-order, application payload structures
like xe_sysctrl_app_status_resp and xe_ras_get_counter_response define
their fields as native host-endian u32 and u64. Because they are natively
accessed by callers, they will read byte-swapped, corrupted data on
big-endian architectures.
For example, in drivers/gpu/drm/xe/xe_sysctrl.c:xe_sysctrl_check_app_status():
flags = resp.flags;
And in drivers/gpu/drm/xe/xe_ras.c:get_counter():
*value = response.value;
Prior to this patch, readl()/writel() accidentally byte-swapped the entire
payload word-by-word on big-endian systems, which masked the fact that
payload struct fields weren't using __le32/__le64.
With this transport fix, will all sysctrl payload structs need to be updated
to use __le32/__le64 with explicit endianness conversions to prevent sysctrl
status checks and RAS counters from failing or reporting incorrect health
data?
>
> - memcpy(frame, val, len);
> + memcpy(frame, buf, len);
>
> return 0;
> }
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260921113030.4075591-2-anoop.c.vijay@intel.com?part=1
^ permalink raw reply [flat|nested] 5+ messages in thread* ✓ CI.KUnit: success for drm/xe/sysctrl: Fix byte-order reversal in mailbox frame transport
2026-09-21 11:30 [PATCH v1] drm/xe/sysctrl: Fix byte-order reversal in mailbox frame transport Anoop, Vijay
2026-09-21 11:41 ` sashiko-bot
@ 2026-09-21 11:53 ` Patchwork
2026-09-21 13:40 ` ✗ Xe.CI.BAT: failure " Patchwork
2026-09-21 18:03 ` ✗ Xe.CI.FULL: " Patchwork
3 siblings, 0 replies; 5+ messages in thread
From: Patchwork @ 2026-09-21 11:53 UTC (permalink / raw)
To: Anoop, Vijay; +Cc: intel-xe
== Series Details ==
Series: drm/xe/sysctrl: Fix byte-order reversal in mailbox frame transport
URL : https://patchwork.freedesktop.org/series/174615/
State : success
== Summary ==
+ trap cleanup EXIT
+ kunitconfigs=('/kernel/drivers/gpu/tests/.kunitconfig' '/kernel/drivers/gpu/drm/xe/.kunitconfig' '/kernel/drivers/gpu/drm/tests/.kunitconfig' '/kernel/drivers/gpu/drm/ttm/tests/.kunitconfig' '/kernel/drivers/dma-buf/.kunitconfig')
+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/tests/.kunitconfig
[11:51:41] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[11:51:46] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[11:52:06] Starting KUnit Kernel (1/1)...
[11:52:06] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[11:52:06] ============= refcount_interrupt (4 subtests) ==============
[11:52:06] [PASSED] test_single_irq_change
[11:52:06] [PASSED] test_nested_irq_change
[11:52:06] [PASSED] test_multiple_irq_change
[11:52:06] [PASSED] test_irq_save
[11:52:06] =============== [PASSED] refcount_interrupt ================
[11:52:06] ================= gpu_buddy (14 subtests) ==================
[11:52:06] [PASSED] gpu_test_buddy_alloc_limit
[11:52:06] [PASSED] gpu_test_buddy_alloc_optimistic
[11:52:06] [PASSED] gpu_test_buddy_alloc_pessimistic
[11:52:06] [PASSED] gpu_test_buddy_alloc_pathological
[11:52:06] [PASSED] gpu_test_buddy_alloc_contiguous
[11:52:06] [PASSED] gpu_test_buddy_alloc_clear
[11:52:06] [PASSED] gpu_test_buddy_alloc_range
[11:52:06] [PASSED] gpu_test_buddy_alloc_range_bias
[11:52:07] [PASSED] gpu_test_buddy_fragmentation_performance
[11:52:07] [PASSED] gpu_test_buddy_dirty_tracker_performance
[11:52:07] [PASSED] gpu_test_buddy_alloc_exceeds_max_order
[11:52:07] [PASSED] gpu_test_buddy_offset_aligned_allocation
[11:52:07] [PASSED] gpu_test_buddy_subtree_offset_alignment_stress
[11:52:07] [PASSED] gpu_test_buddy_addr_to_block
[11:52:07] ==================== [PASSED] gpu_buddy ====================
[11:52:07] ============================================================
[11:52:07] Testing complete. Ran 18 tests: passed: 18
[11:52:08] Elapsed time: 26.285s total, 4.421s configuring, 19.997s building, 1.825s running
+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/xe/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[11:52:08] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[11:52:09] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[11:52:43] Starting KUnit Kernel (1/1)...
[11:52:43] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[11:52:43] ============= refcount_interrupt (4 subtests) ==============
[11:52:43] [PASSED] test_single_irq_change
[11:52:43] [PASSED] test_nested_irq_change
[11:52:43] [PASSED] test_multiple_irq_change
[11:52:43] [PASSED] test_irq_save
[11:52:43] =============== [PASSED] refcount_interrupt ================
[11:52:43] ================== guc_buf (11 subtests) ===================
[11:52:43] [PASSED] test_smallest
[11:52:43] [PASSED] test_largest
[11:52:43] [PASSED] test_granular
[11:52:43] [PASSED] test_unique
[11:52:43] [PASSED] test_overlap
[11:52:43] [PASSED] test_reusable
[11:52:43] [PASSED] test_too_big
[11:52:43] [PASSED] test_flush
[11:52:43] [PASSED] test_lookup
[11:52:43] [PASSED] test_data
[11:52:43] [PASSED] test_class
[11:52:43] ===================== [PASSED] guc_buf =====================
[11:52:43] =================== guc_dbm (7 subtests) ===================
[11:52:43] [PASSED] test_empty
[11:52:43] [PASSED] test_default
[11:52:43] ======================== test_size ========================
[11:52:43] [PASSED] 4
[11:52:43] [PASSED] 8
[11:52:43] [PASSED] 32
[11:52:43] [PASSED] 256
[11:52:43] ==================== [PASSED] test_size ====================
[11:52:43] ======================= test_reuse ========================
[11:52:43] [PASSED] 4
[11:52:43] [PASSED] 8
[11:52:43] [PASSED] 32
[11:52:43] [PASSED] 256
[11:52:43] =================== [PASSED] test_reuse ====================
[11:52:43] =================== test_range_overlap ====================
[11:52:43] [PASSED] 4
[11:52:43] [PASSED] 8
[11:52:43] [PASSED] 32
[11:52:43] [PASSED] 256
[11:52:43] =============== [PASSED] test_range_overlap ================
[11:52:43] =================== test_range_compact ====================
[11:52:43] [PASSED] 4
[11:52:43] [PASSED] 8
[11:52:43] [PASSED] 32
[11:52:43] [PASSED] 256
[11:52:43] =============== [PASSED] test_range_compact ================
[11:52:43] ==================== test_range_spare =====================
[11:52:43] [PASSED] 4
[11:52:43] [PASSED] 8
[11:52:43] [PASSED] 32
[11:52:43] [PASSED] 256
[11:52:43] ================ [PASSED] test_range_spare =================
[11:52:43] ===================== [PASSED] guc_dbm =====================
[11:52:43] =================== guc_idm (6 subtests) ===================
[11:52:43] [PASSED] bad_init
[11:52:43] [PASSED] no_init
[11:52:43] [PASSED] init_fini
[11:52:43] [PASSED] check_used
[11:52:43] [PASSED] check_quota
[11:52:43] [PASSED] check_all
[11:52:43] ===================== [PASSED] guc_idm =====================
[11:52:43] ============== guc_klv_helpers (13 subtests) ===============
[11:52:43] [PASSED] test_count
[11:52:43] [PASSED] test_encode_u32
[11:52:43] [PASSED] test_encode_u64
[11:52:43] [PASSED] test_encode_string
[11:52:43] [PASSED] test_encode_object_raw
[11:52:43] [PASSED] test_encode_object_klv
[11:52:43] [PASSED] test_encode_object_nested
[11:52:43] [PASSED] test_encode_object_basic
[11:52:43] ===================== test_decode_u16 =====================
[11:52:43] [PASSED] empty
[11:52:43] [PASSED] valid
[11:52:43] [PASSED] max
[11:52:43] [PASSED] big
[11:52:43] [PASSED] long
[11:52:43] ================= [PASSED] test_decode_u16 =================
[11:52:43] ===================== test_decode_u32 =====================
[11:52:43] [PASSED] empty
[11:52:43] [PASSED] valid
[11:52:43] [PASSED] max
[11:52:43] [PASSED] long
[11:52:43] ================= [PASSED] test_decode_u32 =================
[11:52:43] ===================== test_decode_u64 =====================
[11:52:43] [PASSED] empty
[11:52:43] [PASSED] short
[11:52:43] [PASSED] valid
[11:52:43] [PASSED] max
[11:52:43] [PASSED] long
[11:52:43] ================= [PASSED] test_decode_u64 =================
[11:52:43] ===================== test_decode_str =====================
[11:52:43] [PASSED] empty
[11:52:43] [PASSED] one
[11:52:43] [PASSED] one_trash
[11:52:43] [PASSED] two
[11:52:43] [PASSED] two_trash
[11:52:43] [PASSED] three
[11:52:43] [PASSED] dword
[11:52:43] [PASSED] four
[11:52:43] [PASSED] five
[11:52:43] [PASSED] six
[11:52:43] [PASSED] seven
[11:52:43] [PASSED] qword
[11:52:43] ================= [PASSED] test_decode_str =================
[11:52:43] [PASSED] test_print
[11:52:43] ================= [PASSED] guc_klv_helpers =================
[11:52:43] =================== xe_log (4 subtests) ====================
[11:52:43] [PASSED] demo_cper
[11:52:43] [PASSED] demo_dmesg
[11:52:43] ======================= test_dmesg ========================
[11:52:43] [PASSED] test_fatal
[11:52:43] [PASSED] test_fatal_tile
[11:52:43] [PASSED] test_fatal_gt
[11:52:43] [PASSED] test_fatal_comp
[11:52:43] [PASSED] test_fatal_comp_tile
[11:52:43] [PASSED] test_fatal_comp_gt
[11:52:43] [PASSED] test_fatal_all
[11:52:43] [PASSED] test_recoverable
[11:52:43] [PASSED] test_recoverable_tile
[11:52:43] [PASSED] test_recoverable_gt
[11:52:43] [PASSED] test_recoverable_comp
[11:52:43] [PASSED] test_recoverable_comp_tile
[11:52:43] [PASSED] test_recoverable_comp_gt
[11:52:43] [PASSED] test_recoverable_all
[11:52:43] [PASSED] test_info
[11:52:43] [PASSED] test_info_tile
[11:52:43] [PASSED] test_info_gt
[11:52:43] [PASSED] test_info_err
[11:52:43] [PASSED] test_info_comp
[11:52:43] [PASSED] test_info_comp_tile
[11:52:43] [PASSED] test_info_comp_gt
[11:52:43] [PASSED] test_info_all
[11:52:43] [PASSED] test_hw_fatal
[11:52:43] [PASSED] test_hw_recoverable
[11:52:43] [PASSED] test_hw_corrected
[11:52:43] [PASSED] test_hw_informational
[11:52:43] =================== [PASSED] test_dmesg ====================
[11:52:43] ====================== test_invalid =======================
[11:52:43] [SKIPPED] no-component no-location no-warn (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] reserved location (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] unknown location (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] nonzero-device-id location (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] invalid-tile-id location (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] invalid-gt-id location (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] unknown component class (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] unknown system component (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] unknown hardware component (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] [SKIPPED] unknown component and location (requires CONFIG_DRM_XE_DEBUG)
[11:52:43] ================== [SKIPPED] test_invalid ==================
[11:52:43] ===================== [PASSED] xe_log ======================
[11:52:43] ================== no_relay (3 subtests) ===================
[11:52:43] [PASSED] xe_drops_guc2pf_if_not_ready
[11:52:43] [PASSED] xe_drops_guc2vf_if_not_ready
[11:52:43] [PASSED] xe_rejects_send_if_not_ready
[11:52:43] ==================== [PASSED] no_relay =====================
[11:52:43] ================== pf_relay (14 subtests) ==================
[11:52:43] [PASSED] pf_rejects_guc2pf_too_short
[11:52:43] [PASSED] pf_rejects_guc2pf_too_long
[11:52:43] [PASSED] pf_rejects_guc2pf_no_payload
[11:52:43] [PASSED] pf_fails_no_payload
[11:52:43] [PASSED] pf_fails_bad_origin
[11:52:43] [PASSED] pf_fails_bad_type
[11:52:43] [PASSED] pf_txn_reports_error
[11:52:43] [PASSED] pf_txn_sends_pf2guc
[11:52:43] [PASSED] pf_sends_pf2guc
[11:52:43] [SKIPPED] pf_loopback_nop (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[11:52:43] [SKIPPED] pf_loopback_echo (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[11:52:43] [SKIPPED] pf_loopback_fail (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[11:52:43] [SKIPPED] pf_loopback_busy (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[11:52:43] [SKIPPED] pf_loopback_retry (requires CONFIG_DRM_XE_DEBUG_SRIOV)
[11:52:43] ==================== [PASSED] pf_relay =====================
[11:52:43] ================== vf_relay (3 subtests) ===================
[11:52:43] [PASSED] vf_rejects_guc2vf_too_short
[11:52:43] [PASSED] vf_rejects_guc2vf_too_long
[11:52:43] [PASSED] vf_rejects_guc2vf_no_payload
[11:52:43] ==================== [PASSED] vf_relay =====================
[11:52:43] ================ pf_gt_config (9 subtests) =================
[11:52:43] [PASSED] fair_contexts_1vf
[11:52:43] [PASSED] fair_doorbells_1vf
[11:52:43] [PASSED] fair_ggtt_1vf
[11:52:43] ====================== fair_vram_1vf ======================
[11:52:43] [PASSED] 3.50 GiB
[11:52:43] [PASSED] 11.5 GiB
[11:52:43] [PASSED] 15.5 GiB
[11:52:43] [PASSED] 31.5 GiB
[11:52:43] [PASSED] 63.5 GiB
[11:52:43] [PASSED] 1.91 GiB
[11:52:43] ================== [PASSED] fair_vram_1vf ==================
[11:52:43] ================ fair_vram_1vf_admin_only =================
[11:52:43] [PASSED] 3.50 GiB
[11:52:43] [PASSED] 11.5 GiB
[11:52:43] [PASSED] 15.5 GiB
[11:52:43] [PASSED] 31.5 GiB
[11:52:43] [PASSED] 63.5 GiB
[11:52:43] [PASSED] 1.91 GiB
[11:52:43] ============ [PASSED] fair_vram_1vf_admin_only =============
[11:52:43] ====================== fair_contexts ======================
[11:52:43] [PASSED] 1 VF
[11:52:43] [PASSED] 2 VFs
[11:52:43] [PASSED] 3 VFs
[11:52:43] [PASSED] 4 VFs
[11:52:43] [PASSED] 5 VFs
[11:52:43] [PASSED] 6 VFs
[11:52:43] [PASSED] 7 VFs
[11:52:43] [PASSED] 8 VFs
[11:52:43] [PASSED] 9 VFs
[11:52:43] [PASSED] 10 VFs
[11:52:43] [PASSED] 11 VFs
[11:52:43] [PASSED] 12 VFs
[11:52:43] [PASSED] 13 VFs
[11:52:43] [PASSED] 14 VFs
[11:52:43] [PASSED] 15 VFs
[11:52:43] [PASSED] 16 VFs
[11:52:43] [PASSED] 17 VFs
[11:52:43] [PASSED] 18 VFs
[11:52:43] [PASSED] 19 VFs
[11:52:43] [PASSED] 20 VFs
[11:52:43] [PASSED] 21 VFs
[11:52:43] [PASSED] 22 VFs
[11:52:43] [PASSED] 23 VFs
[11:52:43] [PASSED] 24 VFs
[11:52:43] [PASSED] 25 VFs
[11:52:43] [PASSED] 26 VFs
[11:52:43] [PASSED] 27 VFs
[11:52:43] [PASSED] 28 VFs
[11:52:43] [PASSED] 29 VFs
[11:52:43] [PASSED] 30 VFs
[11:52:43] [PASSED] 31 VFs
[11:52:43] [PASSED] 32 VFs
[11:52:43] [PASSED] 33 VFs
[11:52:43] [PASSED] 34 VFs
[11:52:43] [PASSED] 35 VFs
[11:52:43] [PASSED] 36 VFs
[11:52:43] [PASSED] 37 VFs
[11:52:43] [PASSED] 38 VFs
[11:52:43] [PASSED] 39 VFs
[11:52:43] [PASSED] 40 VFs
[11:52:43] [PASSED] 41 VFs
[11:52:43] [PASSED] 42 VFs
[11:52:43] [PASSED] 43 VFs
[11:52:43] [PASSED] 44 VFs
[11:52:43] [PASSED] 45 VFs
[11:52:43] [PASSED] 46 VFs
[11:52:43] [PASSED] 47 VFs
[11:52:43] [PASSED] 48 VFs
[11:52:43] [PASSED] 49 VFs
[11:52:43] [PASSED] 50 VFs
[11:52:43] [PASSED] 51 VFs
[11:52:43] [PASSED] 52 VFs
[11:52:43] [PASSED] 53 VFs
[11:52:43] [PASSED] 54 VFs
[11:52:43] [PASSED] 55 VFs
[11:52:43] [PASSED] 56 VFs
[11:52:43] [PASSED] 57 VFs
[11:52:43] [PASSED] 58 VFs
[11:52:43] [PASSED] 59 VFs
[11:52:43] [PASSED] 60 VFs
[11:52:43] [PASSED] 61 VFs
[11:52:43] [PASSED] 62 VFs
[11:52:43] [PASSED] 63 VFs
[11:52:43] ================== [PASSED] fair_contexts ==================
[11:52:43] ===================== fair_doorbells ======================
[11:52:43] [PASSED] 1 VF
[11:52:43] [PASSED] 2 VFs
[11:52:43] [PASSED] 3 VFs
[11:52:43] [PASSED] 4 VFs
[11:52:43] [PASSED] 5 VFs
[11:52:43] [PASSED] 6 VFs
[11:52:43] [PASSED] 7 VFs
[11:52:43] [PASSED] 8 VFs
[11:52:44] [PASSED] 9 VFs
[11:52:44] [PASSED] 10 VFs
[11:52:44] [PASSED] 11 VFs
[11:52:44] [PASSED] 12 VFs
[11:52:44] [PASSED] 13 VFs
[11:52:44] [PASSED] 14 VFs
[11:52:44] [PASSED] 15 VFs
[11:52:44] [PASSED] 16 VFs
[11:52:44] [PASSED] 17 VFs
[11:52:44] [PASSED] 18 VFs
[11:52:44] [PASSED] 19 VFs
[11:52:44] [PASSED] 20 VFs
[11:52:44] [PASSED] 21 VFs
[11:52:44] [PASSED] 22 VFs
[11:52:44] [PASSED] 23 VFs
[11:52:44] [PASSED] 24 VFs
[11:52:44] [PASSED] 25 VFs
[11:52:44] [PASSED] 26 VFs
[11:52:44] [PASSED] 27 VFs
[11:52:44] [PASSED] 28 VFs
[11:52:44] [PASSED] 29 VFs
[11:52:44] [PASSED] 30 VFs
[11:52:44] [PASSED] 31 VFs
[11:52:44] [PASSED] 32 VFs
[11:52:44] [PASSED] 33 VFs
[11:52:44] [PASSED] 34 VFs
[11:52:44] [PASSED] 35 VFs
[11:52:44] [PASSED] 36 VFs
[11:52:44] [PASSED] 37 VFs
[11:52:44] [PASSED] 38 VFs
[11:52:44] [PASSED] 39 VFs
[11:52:44] [PASSED] 40 VFs
[11:52:44] [PASSED] 41 VFs
[11:52:44] [PASSED] 42 VFs
[11:52:44] [PASSED] 43 VFs
[11:52:44] [PASSED] 44 VFs
[11:52:44] [PASSED] 45 VFs
[11:52:44] [PASSED] 46 VFs
[11:52:44] [PASSED] 47 VFs
[11:52:44] [PASSED] 48 VFs
[11:52:44] [PASSED] 49 VFs
[11:52:44] [PASSED] 50 VFs
[11:52:44] [PASSED] 51 VFs
[11:52:44] [PASSED] 52 VFs
[11:52:44] [PASSED] 53 VFs
[11:52:44] [PASSED] 54 VFs
[11:52:44] [PASSED] 55 VFs
[11:52:44] [PASSED] 56 VFs
[11:52:44] [PASSED] 57 VFs
[11:52:44] [PASSED] 58 VFs
[11:52:44] [PASSED] 59 VFs
[11:52:44] [PASSED] 60 VFs
[11:52:44] [PASSED] 61 VFs
[11:52:44] [PASSED] 62 VFs
[11:52:44] [PASSED] 63 VFs
[11:52:44] ================= [PASSED] fair_doorbells ==================
[11:52:44] ======================== fair_ggtt ========================
[11:52:44] [PASSED] 1 VF
[11:52:44] [PASSED] 2 VFs
[11:52:44] [PASSED] 3 VFs
[11:52:44] [PASSED] 4 VFs
[11:52:44] [PASSED] 5 VFs
[11:52:44] [PASSED] 6 VFs
[11:52:44] [PASSED] 7 VFs
[11:52:44] [PASSED] 8 VFs
[11:52:44] [PASSED] 9 VFs
[11:52:44] [PASSED] 10 VFs
[11:52:44] [PASSED] 11 VFs
[11:52:44] [PASSED] 12 VFs
[11:52:44] [PASSED] 13 VFs
[11:52:44] [PASSED] 14 VFs
[11:52:44] [PASSED] 15 VFs
[11:52:44] [PASSED] 16 VFs
[11:52:44] [PASSED] 17 VFs
[11:52:44] [PASSED] 18 VFs
[11:52:44] [PASSED] 19 VFs
[11:52:44] [PASSED] 20 VFs
[11:52:44] [PASSED] 21 VFs
[11:52:44] [PASSED] 22 VFs
[11:52:44] [PASSED] 23 VFs
[11:52:44] [PASSED] 24 VFs
[11:52:44] [PASSED] 25 VFs
[11:52:44] [PASSED] 26 VFs
[11:52:44] [PASSED] 27 VFs
[11:52:44] [PASSED] 28 VFs
[11:52:44] [PASSED] 29 VFs
[11:52:44] [PASSED] 30 VFs
[11:52:44] [PASSED] 31 VFs
[11:52:44] [PASSED] 32 VFs
[11:52:44] [PASSED] 33 VFs
[11:52:44] [PASSED] 34 VFs
[11:52:44] [PASSED] 35 VFs
[11:52:44] [PASSED] 36 VFs
[11:52:44] [PASSED] 37 VFs
[11:52:44] [PASSED] 38 VFs
[11:52:44] [PASSED] 39 VFs
[11:52:44] [PASSED] 40 VFs
[11:52:44] [PASSED] 41 VFs
[11:52:44] [PASSED] 42 VFs
[11:52:44] [PASSED] 43 VFs
[11:52:44] [PASSED] 44 VFs
[11:52:44] [PASSED] 45 VFs
[11:52:44] [PASSED] 46 VFs
[11:52:44] [PASSED] 47 VFs
[11:52:44] [PASSED] 48 VFs
[11:52:44] [PASSED] 49 VFs
[11:52:44] [PASSED] 50 VFs
[11:52:44] [PASSED] 51 VFs
[11:52:44] [PASSED] 52 VFs
[11:52:44] [PASSED] 53 VFs
[11:52:44] [PASSED] 54 VFs
[11:52:44] [PASSED] 55 VFs
[11:52:44] [PASSED] 56 VFs
[11:52:44] [PASSED] 57 VFs
[11:52:44] [PASSED] 58 VFs
[11:52:44] [PASSED] 59 VFs
[11:52:44] [PASSED] 60 VFs
[11:52:44] [PASSED] 61 VFs
[11:52:44] [PASSED] 62 VFs
[11:52:44] [PASSED] 63 VFs
[11:52:44] ==================== [PASSED] fair_ggtt ====================
[11:52:44] ======================== fair_vram ========================
[11:52:44] [PASSED] 1 VF
[11:52:44] [PASSED] 2 VFs
[11:52:44] [PASSED] 3 VFs
[11:52:44] [PASSED] 4 VFs
[11:52:44] [PASSED] 5 VFs
[11:52:44] [PASSED] 6 VFs
[11:52:44] [PASSED] 7 VFs
[11:52:44] [PASSED] 8 VFs
[11:52:44] [PASSED] 9 VFs
[11:52:44] [PASSED] 10 VFs
[11:52:44] [PASSED] 11 VFs
[11:52:44] [PASSED] 12 VFs
[11:52:44] [PASSED] 13 VFs
[11:52:44] [PASSED] 14 VFs
[11:52:44] [PASSED] 15 VFs
[11:52:44] [PASSED] 16 VFs
[11:52:44] [PASSED] 17 VFs
[11:52:44] [PASSED] 18 VFs
[11:52:44] [PASSED] 19 VFs
[11:52:44] [PASSED] 20 VFs
[11:52:44] [PASSED] 21 VFs
[11:52:44] [PASSED] 22 VFs
[11:52:44] [PASSED] 23 VFs
[11:52:44] [PASSED] 24 VFs
[11:52:44] [PASSED] 25 VFs
[11:52:44] [PASSED] 26 VFs
[11:52:44] [PASSED] 27 VFs
[11:52:44] [PASSED] 28 VFs
[11:52:44] [PASSED] 29 VFs
[11:52:44] [PASSED] 30 VFs
[11:52:44] [PASSED] 31 VFs
[11:52:44] [PASSED] 32 VFs
[11:52:44] [PASSED] 33 VFs
[11:52:44] [PASSED] 34 VFs
[11:52:44] [PASSED] 35 VFs
[11:52:44] [PASSED] 36 VFs
[11:52:44] [PASSED] 37 VFs
[11:52:44] [PASSED] 38 VFs
[11:52:44] [PASSED] 39 VFs
[11:52:44] [PASSED] 40 VFs
[11:52:44] [PASSED] 41 VFs
[11:52:44] [PASSED] 42 VFs
[11:52:44] [PASSED] 43 VFs
[11:52:44] [PASSED] 44 VFs
[11:52:44] [PASSED] 45 VFs
[11:52:44] [PASSED] 46 VFs
[11:52:44] [PASSED] 47 VFs
[11:52:44] [PASSED] 48 VFs
[11:52:44] [PASSED] 49 VFs
[11:52:44] [PASSED] 50 VFs
[11:52:44] [PASSED] 51 VFs
[11:52:44] [PASSED] 52 VFs
[11:52:44] [PASSED] 53 VFs
[11:52:44] [PASSED] 54 VFs
[11:52:44] [PASSED] 55 VFs
[11:52:44] [PASSED] 56 VFs
[11:52:44] [PASSED] 57 VFs
[11:52:44] [PASSED] 58 VFs
[11:52:44] [PASSED] 59 VFs
[11:52:44] [PASSED] 60 VFs
[11:52:44] [PASSED] 61 VFs
[11:52:44] [PASSED] 62 VFs
[11:52:44] [PASSED] 63 VFs
[11:52:44] ==================== [PASSED] fair_vram ====================
[11:52:44] ================== [PASSED] pf_gt_config ===================
[11:52:44] ===================== lmtt (1 subtest) =====================
[11:52:44] ======================== test_ops =========================
[11:52:44] [PASSED] 2-level
[11:52:44] [PASSED] multi-level
[11:52:44] ==================== [PASSED] test_ops =====================
[11:52:44] ====================== [PASSED] lmtt =======================
[11:52:44] ================= sriov_packet (1 subtest) =================
[11:52:44] [PASSED] test_descriptor_init
[11:52:44] ================== [PASSED] sriov_packet ===================
[11:52:44] ================= pf_service (11 subtests) =================
[11:52:44] [PASSED] pf_negotiate_any
[11:52:44] [PASSED] pf_negotiate_base_match
[11:52:44] [PASSED] pf_negotiate_base_newer
[11:52:44] [PASSED] pf_negotiate_base_next
[11:52:44] [SKIPPED] pf_negotiate_base_older (no older minor)
[11:52:44] [PASSED] pf_negotiate_base_prev
[11:52:44] [PASSED] pf_negotiate_latest_match
[11:52:44] [PASSED] pf_negotiate_latest_newer
[11:52:44] [PASSED] pf_negotiate_latest_next
[11:52:44] [SKIPPED] pf_negotiate_latest_older (no older minor)
[11:52:44] [SKIPPED] pf_negotiate_latest_prev (no prev major)
[11:52:44] =================== [PASSED] pf_service ====================
[11:52:44] ================= xe_guc_g2g (2 subtests) ==================
[11:52:44] ============== xe_live_guc_g2g_kunit_default ==============
[11:52:44] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[11:52:44] ============== xe_live_guc_g2g_kunit_allmem ===============
[11:52:44] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[11:52:44] =================== [SKIPPED] xe_guc_g2g ===================
[11:52:44] =================== xe_mocs (2 subtests) ===================
[11:52:44] ================ xe_live_mocs_kernel_kunit ================
[11:52:44] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[11:52:44] ================ xe_live_mocs_reset_kunit =================
[11:52:44] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[11:52:44] ==================== [SKIPPED] xe_mocs =====================
[11:52:44] ================= xe_migrate (2 subtests) ==================
[11:52:44] ================= xe_migrate_sanity_kunit =================
[11:52:44] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[11:52:44] ================== xe_validate_ccs_kunit ==================
[11:52:44] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[11:52:44] =================== [SKIPPED] xe_migrate ===================
[11:52:44] ================== xe_dma_buf (1 subtest) ==================
[11:52:44] ==================== xe_dma_buf_kunit =====================
[11:52:44] ================ [SKIPPED] xe_dma_buf_kunit ================
[11:52:44] =================== [SKIPPED] xe_dma_buf ===================
[11:52:44] ================= xe_bo_shrink (1 subtest) =================
[11:52:44] =================== xe_bo_shrink_kunit ====================
[11:52:44] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[11:52:44] ================== [SKIPPED] xe_bo_shrink ==================
[11:52:44] ==================== xe_bo (2 subtests) ====================
[11:52:44] ================== xe_ccs_migrate_kunit ===================
[11:52:44] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[11:52:44] ==================== xe_bo_evict_kunit ====================
[11:52:44] =============== [SKIPPED] xe_bo_evict_kunit ================
[11:52:44] ===================== [SKIPPED] xe_bo ======================
[11:52:44] =================== xe_any (9 subtests) ====================
[11:52:44] [PASSED] test_to_xe
[11:52:44] [PASSED] test_to_dev
[11:52:44] [PASSED] test_to_pdev
[11:52:44] [PASSED] test_to_drm
[11:52:44] [PASSED] test_if_pdev
[11:52:44] [PASSED] test_if_xe
[11:52:44] [PASSED] test_if_tile
[11:52:44] [PASSED] test_if_gt
[11:52:44] [PASSED] test_to_id
[11:52:44] ===================== [PASSED] xe_any ======================
[11:52:44] ==================== args (13 subtests) ====================
[11:52:44] [PASSED] count_args_test
[11:52:44] [PASSED] call_args_example
[11:52:44] [PASSED] call_args_test
[11:52:44] [PASSED] drop_first_arg_example
[11:52:44] [PASSED] drop_first_arg_test
[11:52:44] [PASSED] first_arg_example
[11:52:44] [PASSED] first_arg_test
[11:52:44] [PASSED] last_arg_example
[11:52:44] [PASSED] last_arg_test
[11:52:44] [PASSED] pick_arg_example
[11:52:44] [PASSED] if_args_example
[11:52:44] [PASSED] if_args_test
[11:52:44] [PASSED] sep_comma_example
[11:52:44] ====================== [PASSED] args =======================
[11:52:44] =================== xe_pci (3 subtests) ====================
[11:52:44] ==================== check_graphics_ip ====================
[11:52:44] [PASSED] 12.00 Xe_LP
[11:52:44] [PASSED] 12.10 Xe_LP+
[11:52:44] [PASSED] 12.55 Xe_HPG
[11:52:44] [PASSED] 12.60 Xe_HPC
[11:52:44] [PASSED] 12.70 Xe_LPG
[11:52:44] [PASSED] 12.71 Xe_LPG
[11:52:44] [PASSED] 12.74 Xe_LPG+
[11:52:44] [PASSED] 20.01 Xe2_HPG
[11:52:44] [PASSED] 20.02 Xe2_HPG
[11:52:44] [PASSED] 20.04 Xe2_LPG
[11:52:44] [PASSED] 30.00 Xe3_LPG
[11:52:44] [PASSED] 30.01 Xe3_LPG
[11:52:44] [PASSED] 30.03 Xe3_LPG
[11:52:44] [PASSED] 30.04 Xe3_LPG
[11:52:44] [PASSED] 30.05 Xe3_LPG
[11:52:44] [PASSED] 35.10 Xe3p_LPG
[11:52:44] [PASSED] 35.11 Xe3p_XPC
[11:52:44] ================ [PASSED] check_graphics_ip ================
[11:52:44] ===================== check_media_ip ======================
[11:52:44] [PASSED] 12.00 Xe_M
[11:52:44] [PASSED] 12.55 Xe_HPM
[11:52:44] [PASSED] 13.00 Xe_LPM+
[11:52:44] [PASSED] 13.01 Xe2_HPM
[11:52:44] [PASSED] 20.00 Xe2_LPM
[11:52:44] [PASSED] 30.00 Xe3_LPM
[11:52:44] [PASSED] 30.02 Xe3_LPM
[11:52:44] [PASSED] 35.00 Xe3p_LPM
[11:52:44] [PASSED] 35.03 Xe3p_HPM
[11:52:44] ================= [PASSED] check_media_ip ==================
[11:52:44] =================== check_platform_desc ===================
[11:52:44] [PASSED] 0x9A60 (TIGERLAKE)
[11:52:44] [PASSED] 0x9A68 (TIGERLAKE)
[11:52:44] [PASSED] 0x9A70 (TIGERLAKE)
[11:52:44] [PASSED] 0x9A40 (TIGERLAKE)
[11:52:44] [PASSED] 0x9A49 (TIGERLAKE)
[11:52:44] [PASSED] 0x9A59 (TIGERLAKE)
[11:52:44] [PASSED] 0x9A78 (TIGERLAKE)
[11:52:44] [PASSED] 0x9AC0 (TIGERLAKE)
[11:52:44] [PASSED] 0x9AC9 (TIGERLAKE)
[11:52:44] [PASSED] 0x9AD9 (TIGERLAKE)
[11:52:44] [PASSED] 0x9AF8 (TIGERLAKE)
[11:52:44] [PASSED] 0x4C80 (ROCKETLAKE)
[11:52:44] [PASSED] 0x4C8A (ROCKETLAKE)
[11:52:44] [PASSED] 0x4C8B (ROCKETLAKE)
[11:52:44] [PASSED] 0x4C8C (ROCKETLAKE)
[11:52:44] [PASSED] 0x4C90 (ROCKETLAKE)
[11:52:44] [PASSED] 0x4C9A (ROCKETLAKE)
[11:52:44] [PASSED] 0x4680 (ALDERLAKE_S)
[11:52:44] [PASSED] 0x4682 (ALDERLAKE_S)
[11:52:44] [PASSED] 0x4688 (ALDERLAKE_S)
[11:52:44] [PASSED] 0x468A (ALDERLAKE_S)
[11:52:44] [PASSED] 0x468B (ALDERLAKE_S)
[11:52:44] [PASSED] 0x4690 (ALDERLAKE_S)
[11:52:44] [PASSED] 0x4692 (ALDERLAKE_S)
[11:52:44] [PASSED] 0x4693 (ALDERLAKE_S)
[11:52:44] [PASSED] 0x46A0 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46A1 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46A2 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46A3 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46A6 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46A8 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46AA (ALDERLAKE_P)
[11:52:44] [PASSED] 0x462A (ALDERLAKE_P)
[11:52:44] [PASSED] 0x4626 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x4628 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46B0 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46B1 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46B2 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46B3 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46C0 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46C1 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46C2 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46C3 (ALDERLAKE_P)
[11:52:44] [PASSED] 0x46D0 (ALDERLAKE_N)
[11:52:44] [PASSED] 0x46D1 (ALDERLAKE_N)
[11:52:44] [PASSED] 0x46D2 (ALDERLAKE_N)
[11:52:44] [PASSED] 0x46D3 (ALDERLAKE_N)
[11:52:44] [PASSED] 0x46D4 (ALDERLAKE_N)
[11:52:44] [PASSED] 0xA721 (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7A1 (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7A9 (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7AC (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7AD (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA720 (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7A0 (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7A8 (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7AA (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA7AB (ALDERLAKE_P)
[11:52:44] [PASSED] 0xA780 (ALDERLAKE_S)
[11:52:44] [PASSED] 0xA781 (ALDERLAKE_S)
[11:52:44] [PASSED] 0xA782 (ALDERLAKE_S)
[11:52:44] [PASSED] 0xA783 (ALDERLAKE_S)
[11:52:44] [PASSED] 0xA788 (ALDERLAKE_S)
[11:52:44] [PASSED] 0xA789 (ALDERLAKE_S)
[11:52:44] [PASSED] 0xA78A (ALDERLAKE_S)
[11:52:44] [PASSED] 0xA78B (ALDERLAKE_S)
[11:52:44] [PASSED] 0x4905 (DG1)
[11:52:44] [PASSED] 0x4906 (DG1)
[11:52:44] [PASSED] 0x4907 (DG1)
[11:52:44] [PASSED] 0x4908 (DG1)
[11:52:44] [PASSED] 0x4909 (DG1)
[11:52:44] [PASSED] 0x56C0 (DG2)
[11:52:44] [PASSED] 0x56C2 (DG2)
[11:52:44] [PASSED] 0x56C1 (DG2)
[11:52:44] [PASSED] 0x7D51 (METEORLAKE)
[11:52:44] [PASSED] 0x7DD1 (METEORLAKE)
[11:52:44] [PASSED] 0x7D41 (METEORLAKE)
[11:52:44] [PASSED] 0x7D67 (METEORLAKE)
[11:52:44] [PASSED] 0xB640 (METEORLAKE)
[11:52:44] [PASSED] 0x56A0 (DG2)
[11:52:44] [PASSED] 0x56A1 (DG2)
[11:52:44] [PASSED] 0x56A2 (DG2)
[11:52:44] [PASSED] 0x56BE (DG2)
[11:52:44] [PASSED] 0x56BF (DG2)
[11:52:44] [PASSED] 0x5690 (DG2)
[11:52:44] [PASSED] 0x5691 (DG2)
[11:52:44] [PASSED] 0x5692 (DG2)
[11:52:44] [PASSED] 0x56A5 (DG2)
[11:52:44] [PASSED] 0x56A6 (DG2)
[11:52:44] [PASSED] 0x56B0 (DG2)
[11:52:44] [PASSED] 0x56B1 (DG2)
[11:52:44] [PASSED] 0x56BA (DG2)
[11:52:44] [PASSED] 0x56BB (DG2)
[11:52:44] [PASSED] 0x56BC (DG2)
[11:52:44] [PASSED] 0x56BD (DG2)
[11:52:44] [PASSED] 0x5693 (DG2)
[11:52:44] [PASSED] 0x5694 (DG2)
[11:52:44] [PASSED] 0x5695 (DG2)
[11:52:44] [PASSED] 0x56A3 (DG2)
[11:52:44] [PASSED] 0x56A4 (DG2)
[11:52:44] [PASSED] 0x56B2 (DG2)
[11:52:44] [PASSED] 0x56B3 (DG2)
[11:52:44] [PASSED] 0x5696 (DG2)
[11:52:44] [PASSED] 0x5697 (DG2)
[11:52:44] [PASSED] 0xB69 (PVC)
[11:52:44] [PASSED] 0xB6E (PVC)
[11:52:44] [PASSED] 0xBD4 (PVC)
[11:52:44] [PASSED] 0xBD5 (PVC)
[11:52:44] [PASSED] 0xBD6 (PVC)
[11:52:44] [PASSED] 0xBD7 (PVC)
[11:52:44] [PASSED] 0xBD8 (PVC)
[11:52:44] [PASSED] 0xBD9 (PVC)
[11:52:44] [PASSED] 0xBDA (PVC)
[11:52:44] [PASSED] 0xBDB (PVC)
[11:52:44] [PASSED] 0xBE0 (PVC)
[11:52:44] [PASSED] 0xBE1 (PVC)
[11:52:44] [PASSED] 0xBE5 (PVC)
[11:52:44] [PASSED] 0x7D40 (METEORLAKE)
[11:52:44] [PASSED] 0x7D45 (METEORLAKE)
[11:52:44] [PASSED] 0x7D55 (METEORLAKE)
[11:52:44] [PASSED] 0x7D60 (METEORLAKE)
[11:52:44] [PASSED] 0x7DD5 (METEORLAKE)
[11:52:44] [PASSED] 0x6420 (LUNARLAKE)
[11:52:44] [PASSED] 0x64A0 (LUNARLAKE)
[11:52:44] [PASSED] 0x64B0 (LUNARLAKE)
[11:52:44] [PASSED] 0xE202 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE209 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE20B (BATTLEMAGE)
[11:52:44] [PASSED] 0xE20C (BATTLEMAGE)
[11:52:44] [PASSED] 0xE20D (BATTLEMAGE)
[11:52:44] [PASSED] 0xE210 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE211 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE212 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE216 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE220 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE221 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE222 (BATTLEMAGE)
[11:52:44] [PASSED] 0xE223 (BATTLEMAGE)
[11:52:44] [PASSED] 0xB080 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB081 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB082 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB083 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB084 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB085 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB086 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB087 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB08F (PANTHERLAKE)
[11:52:44] [PASSED] 0xB090 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB0A0 (PANTHERLAKE)
[11:52:44] [PASSED] 0xB0B0 (PANTHERLAKE)
[11:52:44] [PASSED] 0xFD80 (PANTHERLAKE)
[11:52:44] [PASSED] 0xFD81 (PANTHERLAKE)
[11:52:44] [PASSED] 0xD740 (NOVALAKE_S)
[11:52:44] [PASSED] 0xD741 (NOVALAKE_S)
[11:52:44] [PASSED] 0xD742 (NOVALAKE_S)
[11:52:44] [PASSED] 0xD743 (NOVALAKE_S)
[11:52:44] [PASSED] 0xD745 (NOVALAKE_S)
[11:52:44] [PASSED] 0xD74A (NOVALAKE_S)
[11:52:44] [PASSED] 0xD74B (NOVALAKE_S)
[11:52:44] [PASSED] 0x674C (CRESCENTISLAND)
[11:52:44] [PASSED] 0x674D (CRESCENTISLAND)
[11:52:44] [PASSED] 0x674E (CRESCENTISLAND)
[11:52:44] [PASSED] 0x674F (CRESCENTISLAND)
[11:52:44] [PASSED] 0x6750 (CRESCENTISLAND)
[11:52:44] [PASSED] 0xD750 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD751 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD752 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD753 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD754 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD755 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD756 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD757 (NOVALAKE_P)
[11:52:44] [PASSED] 0xD75F (NOVALAKE_P)
[11:52:44] =============== [PASSED] check_platform_desc ===============
[11:52:44] ===================== [PASSED] xe_pci ======================
[11:52:44] ============= xe_rtp_tables_test (5 subtests) ==============
[11:52:44] ================== xe_rtp_table_gt_test ===================
[11:52:44] [PASSED] gt_was/14011060649
[11:52:44] [PASSED] gt_was/14011059788
[11:52:44] [PASSED] gt_was/14015795083
[11:52:44] [PASSED] gt_was/16021867713
[11:52:44] [PASSED] gt_was/14019449301
[11:52:44] [PASSED] gt_was/16028005424
[11:52:44] [PASSED] gt_was/14026578760
[11:52:44] [PASSED] gt_was/1409420604
[11:52:44] [PASSED] gt_was/1408615072
[11:52:44] [PASSED] gt_was/22010523718
[11:52:44] [PASSED] gt_was/14011006942
[11:52:44] [PASSED] gt_was/14014830051
[11:52:44] [PASSED] gt_was/18018781329
[11:52:44] [PASSED] gt_was/1509235366
[11:52:44] [PASSED] gt_was/18018781329
[11:52:44] [PASSED] gt_was/16016694945
[11:52:44] [PASSED] gt_was/14018575942
[11:52:44] [PASSED] gt_was/22016670082
[11:52:44] [PASSED] gt_was/22016670082
[11:52:44] [PASSED] gt_was/14017421178
[11:52:44] [PASSED] gt_was/16025250150
[11:52:44] [PASSED] gt_was/14021871409
[11:52:44] [PASSED] gt_was/16021865536
[11:52:44] [PASSED] gt_was/14021486841
[11:52:44] [PASSED] gt_was/14025160223
[11:52:44] [PASSED] gt_was/14026144927, 16029437861, 14026127056
[11:52:44] [PASSED] gt_was/14025635424
[11:52:44] [PASSED] gt_was/16028005424
[11:52:44] ============== [PASSED] xe_rtp_table_gt_test ===============
[11:52:44] ================== xe_rtp_table_gt_test ===================
[11:52:44] [PASSED] gt_tunings/Tuning: Blend Fill Caching Optimization Disable
[11:52:44] [PASSED] gt_tunings/Tuning: 32B Access Enable
[11:52:44] [PASSED] gt_tunings/Tuning: L3 cache
[11:52:44] [PASSED] gt_tunings/Tuning: L3 cache - media
[11:52:44] [PASSED] gt_tunings/Tuning: Compression Overfetch
[11:52:44] [PASSED] gt_tunings/Tuning: Compression Overfetch - media
[11:52:44] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3
[11:52:44] [PASSED] gt_tunings/Tuning: Enable compressible partial write overfetch in L3 - media
[11:52:44] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only
[11:52:44] [PASSED] gt_tunings/Tuning: L2 Overfetch Compressible Only - media
[11:52:44] [PASSED] gt_tunings/Tuning: Stateless compression control
[11:52:44] [PASSED] gt_tunings/Tuning: Stateless compression control - media
[11:52:44] [PASSED] gt_tunings/Tuning: L3 RW flush all Cache
[11:52:44] [PASSED] gt_tunings/Tuning: L3 RW flush all cache - media
[11:52:44] [PASSED] gt_tunings/Tuning: Set STLB Bank Hash Mode to 4KB
[11:52:44] ============== [PASSED] xe_rtp_table_gt_test ===============
[11:52:44] ================== xe_rtp_table_oob_test ==================
[11:52:44] [PASSED] oob_was/1607983814
[11:52:44] [PASSED] oob_was/16010904313
[11:52:44] [PASSED] oob_was/18022495364
[11:52:44] [PASSED] oob_was/22012773006
[11:52:44] [PASSED] oob_was/14014475959
[11:52:44] [PASSED] oob_was/22011391025
[11:52:44] [PASSED] oob_was/22012727170
[11:52:44] [PASSED] oob_was/22012727685
[11:52:44] [PASSED] oob_was/22016596838
[11:52:44] [PASSED] oob_was/18020744125
[11:52:44] [PASSED] oob_was/1409600907
[11:52:44] [PASSED] oob_was/22014953428
[11:52:44] [PASSED] oob_was/16017236439
[11:52:44] [PASSED] oob_was/14019821291
[11:52:44] [PASSED] oob_was/14015076503
[11:52:44] [PASSED] oob_was/14018913170
[11:52:44] [PASSED] oob_was/14018094691
[11:52:44] [PASSED] oob_was/18024947630
[11:52:44] [PASSED] oob_was/16022287689
[11:52:44] [PASSED] oob_was/13011645652
[11:52:44] [PASSED] oob_was/14022293748
[11:52:44] [PASSED] oob_was/22019794406
[11:52:44] [PASSED] oob_was/22019338487
[11:52:44] [PASSED] oob_was/16023588340
[11:52:44] [PASSED] oob_was/14019789679
[11:52:44] [PASSED] oob_was/14022866841
[11:52:44] [PASSED] oob_was/16021333562
[11:52:44] [PASSED] oob_was/14016712196
[11:52:44] [PASSED] oob_was/14015568240
[11:52:44] [PASSED] oob_was/18013179988
[11:52:44] [PASSED] oob_was/1508761755
[11:52:44] [PASSED] oob_was/16023105232
[11:52:44] [PASSED] oob_was/16026508708
[11:52:44] [PASSED] oob_was/14020001231
[11:52:44] [PASSED] oob_was/16023683509
[11:52:44] [PASSED] oob_was/14025515070
[11:52:44] [PASSED] oob_was/15015404425_disable
[11:52:44] [PASSED] oob_was/16026007364
[11:52:44] [PASSED] oob_was/14020316580
[11:52:44] [PASSED] oob_was/14025883347
[11:52:44] [PASSED] oob_was/16029380221
[11:52:44] [PASSED] oob_was/22022079272
[11:52:44] [PASSED] oob_was/16029897822
[11:52:44] [PASSED] oob_was/14027054324
[11:52:44] ============== [PASSED] xe_rtp_table_oob_test ==============
[11:52:44] ================ xe_rtp_table_dev_oob_test ================
[11:52:44] [PASSED] device_oob_was/22010954014
[11:52:44] [PASSED] device_oob_was/15015404425
[11:52:44] [PASSED] device_oob_was/22019338487_display
[11:52:44] [PASSED] device_oob_was/14022085890
[11:52:44] [PASSED] device_oob_was/14026539277
[11:52:44] [PASSED] device_oob_was/14026633728
[11:52:44] [PASSED] device_oob_was/14026746987
[11:52:44] [PASSED] device_oob_was/14026779378
[11:52:44] ============ [PASSED] xe_rtp_table_dev_oob_test ============
[11:52:44] ========== xe_rtp_table_missing_upper_bound_test ==========
[11:52:44] [PASSED] register_whitelist/WaAllowPMDepthAndInvocationCountAccessFromUMD, 1408556865
[11:52:44] [PASSED] register_whitelist/1508744258, 14012131227, 1808121037
[11:52:44] [PASSED] register_whitelist/1806527549
[11:52:44] [PASSED] register_whitelist/allow_read_ctx_timestamp
[11:52:44] [PASSED] register_whitelist/allow_read_queue_timestamp
[11:52:44] [PASSED] register_whitelist/16014440446
[11:52:44] [PASSED] register_whitelist/16017236439
[11:52:44] [PASSED] register_whitelist/16020183090
[11:52:44] [PASSED] register_whitelist/14024997852
[11:52:44] [PASSED] register_whitelist/14024997852
[11:52:44] ====== [PASSED] xe_rtp_table_missing_upper_bound_test ======
[11:52:44] =============== [PASSED] xe_rtp_tables_test ================
[11:52:44] =================== xe_rtp (3 subtests) ====================
[11:52:44] =================== xe_rtp_rules_tests ====================
[11:52:44] [PASSED] no
[11:52:44] [PASSED] yes
[11:52:44] [PASSED] no-and-no
[11:52:44] [PASSED] no-and-yes
[11:52:44] [PASSED] yes-and-no
[11:52:44] [PASSED] yes-and-yes
[11:52:44] [PASSED] no-or-no
[11:52:44] [PASSED] no-or-yes
[11:52:44] [PASSED] yes-or-no
[11:52:44] [PASSED] yes-or-yes
[11:52:44] [PASSED] no-yes-or-yes-no
[11:52:44] [PASSED] no-yes-or-yes-yes
[11:52:44] [PASSED] yes-yes-or-no-yes
[11:52:44] [PASSED] yes-yes-or-yes-yes
[11:52:44] [PASSED] no-no-or-yes-or-no
[11:52:44] [PASSED] or
[11:52:44] [PASSED] or-yes
[11:52:44] [PASSED] or-no
[11:52:44] [PASSED] yes-or
[11:52:44] [PASSED] no-or
[11:52:44] [PASSED] no-or-or-yes
[11:52:44] [PASSED] yes-or-or-no
[11:52:44] [PASSED] no-or-or-no
[11:52:44] [PASSED] missing-context-engine-class
[11:52:44] [PASSED] missing-context-engine-class-or-yes
[11:52:44] [PASSED] missing-context-engine-class-or-or-yes
[11:52:44] =============== [PASSED] xe_rtp_rules_tests ================
[11:52:44] =============== xe_rtp_process_to_sr_tests ================
[11:52:44] [PASSED] coalesce-same-reg
[11:52:44] [PASSED] coalesce-same-reg-literal-and-func
[11:52:44] [PASSED] no-match-no-add
[11:52:44] [PASSED] two-regs-two-entries
[11:52:44] [PASSED] clr-one-set-other
[11:52:44] [PASSED] set-field
[11:52:44] [PASSED] conflict-duplicate
[11:52:44] [PASSED] conflict-not-disjoint
[11:52:44] [PASSED] conflict-not-disjoint-literal-and-func
[11:52:44] [PASSED] conflict-reg-type
[11:52:44] [PASSED] bad-mcr-reg-forced-to-regular
[11:52:44] [PASSED] bad-regular-reg-forced-to-mcr
[11:52:44] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[11:52:44] ================== xe_rtp_process_tests ===================
[11:52:44] [PASSED] active1
[11:52:44] [PASSED] active2
[11:52:44] [PASSED] active-inactive
[11:52:44] [PASSED] inactive-active
[11:52:44] [PASSED] inactive-active-inactive
[11:52:44] [PASSED] inactive-inactive-inactive
[11:52:44] ============== [PASSED] xe_rtp_process_tests ===============
[11:52:44] ===================== [PASSED] xe_rtp ======================
[11:52:44] ==================== xe_wa (1 subtest) =====================
[11:52:44] ======================== xe_wa_gt =========================
[11:52:44] [PASSED] TIGERLAKE B0
[11:52:44] [PASSED] DG1 A0
[11:52:44] [PASSED] DG1 B0
[11:52:44] [PASSED] ALDERLAKE_S A0
[11:52:44] [PASSED] ALDERLAKE_S B0
[11:52:44] [PASSED] ALDERLAKE_S C0
[11:52:44] [PASSED] ALDERLAKE_S D0
[11:52:44] [PASSED] ALDERLAKE_P A0
[11:52:44] [PASSED] ALDERLAKE_P B0
[11:52:44] [PASSED] ALDERLAKE_P C0
[11:52:44] [PASSED] ALDERLAKE_S RPLS D0
[11:52:44] [PASSED] ALDERLAKE_P RPLU E0
[11:52:44] [PASSED] DG2 G10 C0
[11:52:44] [PASSED] DG2 G11 B1
[11:52:44] [PASSED] DG2 G12 A1
[11:52:44] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[11:52:44] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[11:52:44] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[11:52:44] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[11:52:44] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[11:52:44] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[11:52:44] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[11:52:44] ==================== [PASSED] xe_wa_gt =====================
[11:52:44] ====================== [PASSED] xe_wa ======================
[11:52:44] ============================================================
[11:52:44] Testing complete. Ran 819 tests: passed: 791, skipped: 28
[11:52:44] Elapsed time: 36.130s total, 1.799s configuring, 33.615s building, 0.706s running
+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[11:52:44] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[11:52:46] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[11:53:11] Starting KUnit Kernel (1/1)...
[11:53:11] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[11:53:11] ============= refcount_interrupt (4 subtests) ==============
[11:53:11] [PASSED] test_single_irq_change
[11:53:11] [PASSED] test_nested_irq_change
[11:53:11] [PASSED] test_multiple_irq_change
[11:53:11] [PASSED] test_irq_save
[11:53:11] =============== [PASSED] refcount_interrupt ================
[11:53:11] ============ drm_test_pick_cmdline (2 subtests) ============
[11:53:11] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[11:53:11] =============== drm_test_pick_cmdline_named ===============
[11:53:11] [PASSED] NTSC
[11:53:11] [PASSED] NTSC-J
[11:53:11] [PASSED] PAL
[11:53:11] [PASSED] PAL-M
[11:53:11] =========== [PASSED] drm_test_pick_cmdline_named ===========
[11:53:11] ============== [PASSED] drm_test_pick_cmdline ==============
[11:53:11] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[11:53:11] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[11:53:11] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[11:53:11] =========== drm_validate_clone_mode (2 subtests) ===========
[11:53:11] ============== drm_test_check_in_clone_mode ===============
[11:53:11] [PASSED] in_clone_mode
[11:53:11] [PASSED] not_in_clone_mode
[11:53:11] ========== [PASSED] drm_test_check_in_clone_mode ===========
[11:53:11] =============== drm_test_check_valid_clones ===============
[11:53:11] [PASSED] not_in_clone_mode
[11:53:11] [PASSED] valid_clone
[11:53:11] [PASSED] invalid_clone
[11:53:11] =========== [PASSED] drm_test_check_valid_clones ===========
[11:53:11] ============= [PASSED] drm_validate_clone_mode =============
[11:53:11] ============= drm_validate_modeset (1 subtest) =============
[11:53:11] [PASSED] drm_test_check_connector_changed_modeset
[11:53:11] ============== [PASSED] drm_validate_modeset ===============
[11:53:11] ====== drm_test_bridge_get_current_state (1 subtest) =======
[11:53:11] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[11:53:11] ======== [PASSED] drm_test_bridge_get_current_state ========
[11:53:11] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[11:53:11] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[11:53:11] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[11:53:11] [PASSED] drm_test_drm_bridge_helper_hdmi_output_bus_fmts
[11:53:11] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[11:53:11] ============== drm_bridge_alloc (2 subtests) ===============
[11:53:11] [PASSED] drm_test_drm_bridge_alloc_basic
[11:53:11] [PASSED] drm_test_drm_bridge_alloc_get_put
[11:53:11] ================ [PASSED] drm_bridge_alloc =================
[11:53:11] ============= drm_bridge_bus_fmt (5 subtests) ==============
[11:53:11] [PASSED] drm_test_bridge_rgb_yuv_rgb
[11:53:11] [PASSED] drm_test_bridge_must_convert_to_yuv444
[11:53:11] [PASSED] drm_test_bridge_hdmi_auto_rgb
[11:53:11] [PASSED] drm_test_bridge_auto_first
[11:53:11] [PASSED] drm_test_bridge_rgb_yuv_no_path
[11:53:11] =============== [PASSED] drm_bridge_bus_fmt ================
[11:53:11] ============= drm_cmdline_parser (40 subtests) =============
[11:53:11] [PASSED] drm_test_cmdline_force_d_only
[11:53:11] [PASSED] drm_test_cmdline_force_D_only_dvi
[11:53:11] [PASSED] drm_test_cmdline_force_D_only_hdmi
[11:53:11] [PASSED] drm_test_cmdline_force_D_only_not_digital
[11:53:11] [PASSED] drm_test_cmdline_force_e_only
[11:53:11] [PASSED] drm_test_cmdline_res
[11:53:11] [PASSED] drm_test_cmdline_res_vesa
[11:53:11] [PASSED] drm_test_cmdline_res_vesa_rblank
[11:53:11] [PASSED] drm_test_cmdline_res_rblank
[11:53:11] [PASSED] drm_test_cmdline_res_bpp
[11:53:11] [PASSED] drm_test_cmdline_res_refresh
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[11:53:11] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[11:53:11] [PASSED] drm_test_cmdline_res_margins_force_on
[11:53:11] [PASSED] drm_test_cmdline_res_vesa_margins
[11:53:11] [PASSED] drm_test_cmdline_name
[11:53:11] [PASSED] drm_test_cmdline_name_bpp
[11:53:11] [PASSED] drm_test_cmdline_name_option
[11:53:11] [PASSED] drm_test_cmdline_name_bpp_option
[11:53:11] [PASSED] drm_test_cmdline_rotate_0
[11:53:11] [PASSED] drm_test_cmdline_rotate_90
[11:53:11] [PASSED] drm_test_cmdline_rotate_180
[11:53:11] [PASSED] drm_test_cmdline_rotate_270
[11:53:11] [PASSED] drm_test_cmdline_hmirror
[11:53:11] [PASSED] drm_test_cmdline_vmirror
[11:53:11] [PASSED] drm_test_cmdline_margin_options
[11:53:11] [PASSED] drm_test_cmdline_multiple_options
[11:53:11] [PASSED] drm_test_cmdline_bpp_extra_and_option
[11:53:11] [PASSED] drm_test_cmdline_extra_and_option
[11:53:11] [PASSED] drm_test_cmdline_freestanding_options
[11:53:11] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[11:53:11] [PASSED] drm_test_cmdline_panel_orientation
[11:53:11] ================ drm_test_cmdline_invalid =================
[11:53:11] [PASSED] margin_only
[11:53:11] [PASSED] interlace_only
[11:53:11] [PASSED] res_missing_x
[11:53:11] [PASSED] res_missing_y
[11:53:11] [PASSED] res_bad_y
[11:53:11] [PASSED] res_missing_y_bpp
[11:53:11] [PASSED] res_bad_bpp
[11:53:11] [PASSED] res_bad_refresh
[11:53:11] [PASSED] res_bpp_refresh_force_on_off
[11:53:11] [PASSED] res_invalid_mode
[11:53:11] [PASSED] res_bpp_wrong_place_mode
[11:53:11] [PASSED] name_bpp_refresh
[11:53:11] [PASSED] name_refresh
[11:53:11] [PASSED] name_refresh_wrong_mode
[11:53:11] [PASSED] name_refresh_invalid_mode
[11:53:11] [PASSED] rotate_multiple
[11:53:11] [PASSED] rotate_invalid_val
[11:53:11] [PASSED] rotate_truncated
[11:53:11] [PASSED] invalid_option
[11:53:11] [PASSED] invalid_tv_option
[11:53:11] [PASSED] truncated_tv_option
[11:53:11] ============ [PASSED] drm_test_cmdline_invalid =============
[11:53:11] =============== drm_test_cmdline_tv_options ===============
[11:53:11] [PASSED] NTSC
[11:53:11] [PASSED] NTSC_443
[11:53:11] [PASSED] NTSC_J
[11:53:11] [PASSED] PAL
[11:53:11] [PASSED] PAL_M
[11:53:11] [PASSED] PAL_N
[11:53:11] [PASSED] SECAM
[11:53:11] [PASSED] MONO_525
[11:53:11] [PASSED] MONO_625
[11:53:11] =========== [PASSED] drm_test_cmdline_tv_options ===========
[11:53:11] =============== [PASSED] drm_cmdline_parser ================
[11:53:11] ========== drmm_connector_hdmi_init (20 subtests) ==========
[11:53:11] [PASSED] drm_test_connector_hdmi_init_valid
[11:53:11] [PASSED] drm_test_connector_hdmi_init_bpc_8
[11:53:11] [PASSED] drm_test_connector_hdmi_init_bpc_10
[11:53:11] [PASSED] drm_test_connector_hdmi_init_bpc_12
[11:53:11] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[11:53:11] [PASSED] drm_test_connector_hdmi_init_bpc_null
[11:53:11] [PASSED] drm_test_connector_hdmi_init_formats_empty
[11:53:11] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[11:53:11] === drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[11:53:11] [PASSED] supported_formats=0x9 yuv420_allowed=1
[11:53:11] [PASSED] supported_formats=0x9 yuv420_allowed=0
[11:53:11] [PASSED] supported_formats=0x5 yuv420_allowed=1
[11:53:11] [PASSED] supported_formats=0x5 yuv420_allowed=0
[11:53:11] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[11:53:11] [PASSED] drm_test_connector_hdmi_init_null_ddc
[11:53:11] [PASSED] drm_test_connector_hdmi_init_null_product
[11:53:11] [PASSED] drm_test_connector_hdmi_init_null_vendor
[11:53:11] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[11:53:11] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[11:53:11] [PASSED] drm_test_connector_hdmi_init_product_valid
[11:53:11] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[11:53:11] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[11:53:11] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[11:53:11] ========= drm_test_connector_hdmi_init_type_valid =========
[11:53:11] [PASSED] HDMI-A
[11:53:11] [PASSED] HDMI-B
[11:53:11] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[11:53:11] ======== drm_test_connector_hdmi_init_type_invalid ========
[11:53:11] [PASSED] Unknown
[11:53:11] [PASSED] VGA
[11:53:11] [PASSED] DVI-I
[11:53:11] [PASSED] DVI-D
[11:53:11] [PASSED] DVI-A
[11:53:11] [PASSED] Composite
[11:53:11] [PASSED] SVIDEO
[11:53:11] [PASSED] LVDS
[11:53:11] [PASSED] Component
[11:53:11] [PASSED] DIN
[11:53:11] [PASSED] DP
[11:53:11] [PASSED] TV
[11:53:11] [PASSED] eDP
[11:53:11] [PASSED] Virtual
[11:53:11] [PASSED] DSI
[11:53:11] [PASSED] DPI
[11:53:11] [PASSED] Writeback
[11:53:11] [PASSED] SPI
[11:53:11] [PASSED] USB
[11:53:11] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[11:53:11] ============ [PASSED] drmm_connector_hdmi_init =============
[11:53:11] ============= drmm_connector_init (3 subtests) =============
[11:53:11] [PASSED] drm_test_drmm_connector_init
[11:53:11] [PASSED] drm_test_drmm_connector_init_null_ddc
[11:53:11] ========= drm_test_drmm_connector_init_type_valid =========
[11:53:11] [PASSED] Unknown
[11:53:11] [PASSED] VGA
[11:53:11] [PASSED] DVI-I
[11:53:11] [PASSED] DVI-D
[11:53:11] [PASSED] DVI-A
[11:53:11] [PASSED] Composite
[11:53:11] [PASSED] SVIDEO
[11:53:11] [PASSED] LVDS
[11:53:11] [PASSED] Component
[11:53:11] [PASSED] DIN
[11:53:11] [PASSED] DP
[11:53:11] [PASSED] HDMI-A
[11:53:11] [PASSED] HDMI-B
[11:53:11] [PASSED] TV
[11:53:11] [PASSED] eDP
[11:53:11] [PASSED] Virtual
[11:53:11] [PASSED] DSI
[11:53:11] [PASSED] DPI
[11:53:11] [PASSED] Writeback
[11:53:11] [PASSED] SPI
[11:53:11] [PASSED] USB
[11:53:11] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[11:53:11] =============== [PASSED] drmm_connector_init ===============
[11:53:11] ========= drm_connector_dynamic_init (6 subtests) ==========
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_init
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_init_properties
[11:53:11] ===== drm_test_drm_connector_dynamic_init_type_valid ======
[11:53:11] [PASSED] Unknown
[11:53:11] [PASSED] VGA
[11:53:11] [PASSED] DVI-I
[11:53:11] [PASSED] DVI-D
[11:53:11] [PASSED] DVI-A
[11:53:11] [PASSED] Composite
[11:53:11] [PASSED] SVIDEO
[11:53:11] [PASSED] LVDS
[11:53:11] [PASSED] Component
[11:53:11] [PASSED] DIN
[11:53:11] [PASSED] DP
[11:53:11] [PASSED] HDMI-A
[11:53:11] [PASSED] HDMI-B
[11:53:11] [PASSED] TV
[11:53:11] [PASSED] eDP
[11:53:11] [PASSED] Virtual
[11:53:11] [PASSED] DSI
[11:53:11] [PASSED] DPI
[11:53:11] [PASSED] Writeback
[11:53:11] [PASSED] SPI
[11:53:11] [PASSED] USB
[11:53:11] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[11:53:11] ======== drm_test_drm_connector_dynamic_init_name =========
[11:53:11] [PASSED] Unknown
[11:53:11] [PASSED] VGA
[11:53:11] [PASSED] DVI-I
[11:53:11] [PASSED] DVI-D
[11:53:11] [PASSED] DVI-A
[11:53:11] [PASSED] Composite
[11:53:11] [PASSED] SVIDEO
[11:53:11] [PASSED] LVDS
[11:53:11] [PASSED] Component
[11:53:11] [PASSED] DIN
[11:53:11] [PASSED] DP
[11:53:11] [PASSED] HDMI-A
[11:53:11] [PASSED] HDMI-B
[11:53:11] [PASSED] TV
[11:53:11] [PASSED] eDP
[11:53:11] [PASSED] Virtual
[11:53:11] [PASSED] DSI
[11:53:11] [PASSED] DPI
[11:53:11] [PASSED] Writeback
[11:53:11] [PASSED] SPI
[11:53:11] [PASSED] USB
[11:53:11] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[11:53:11] =========== [PASSED] drm_connector_dynamic_init ============
[11:53:11] ==== drm_connector_dynamic_register_early (4 subtests) =====
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[11:53:11] ====== [PASSED] drm_connector_dynamic_register_early =======
[11:53:11] ======= drm_connector_dynamic_register (7 subtests) ========
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[11:53:11] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[11:53:11] ========= [PASSED] drm_connector_dynamic_register ==========
[11:53:11] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[11:53:11] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[11:53:11] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[11:53:11] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[11:53:11] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[11:53:11] ========== drm_test_get_tv_mode_from_name_valid ===========
[11:53:11] [PASSED] NTSC
[11:53:11] [PASSED] NTSC-443
[11:53:11] [PASSED] NTSC-J
[11:53:11] [PASSED] PAL
[11:53:11] [PASSED] PAL-M
[11:53:11] [PASSED] PAL-N
[11:53:11] [PASSED] SECAM
[11:53:11] [PASSED] Mono
[11:53:11] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[11:53:11] [PASSED] drm_test_get_tv_mode_from_name_truncated
[11:53:11] ============ [PASSED] drm_get_tv_mode_from_name ============
[11:53:11] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[11:53:11] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[11:53:11] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[11:53:11] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[11:53:11] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[11:53:11] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[11:53:11] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[11:53:11] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid =
[11:53:11] [PASSED] VIC 96
[11:53:11] [PASSED] VIC 97
[11:53:11] [PASSED] VIC 101
[11:53:11] [PASSED] VIC 102
[11:53:11] [PASSED] VIC 106
[11:53:11] [PASSED] VIC 107
[11:53:11] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[11:53:11] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[11:53:11] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[11:53:11] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[11:53:11] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[11:53:11] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[11:53:11] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[11:53:11] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[11:53:11] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name ====
[11:53:11] [PASSED] Automatic
[11:53:11] [PASSED] Full
[11:53:11] [PASSED] Limited 16:235
[11:53:11] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[11:53:11] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[11:53:11] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[11:53:11] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[11:53:11] === drm_test_drm_hdmi_connector_get_output_format_name ====
[11:53:11] [PASSED] RGB
[11:53:11] [PASSED] YUV 4:2:0
[11:53:11] [PASSED] YUV 4:2:2
[11:53:11] [PASSED] YUV 4:4:4
[11:53:11] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[11:53:11] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[11:53:11] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[11:53:11] ============= drm_damage_helper (21 subtests) ==============
[11:53:11] [PASSED] drm_test_damage_iter_no_damage
[11:53:11] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[11:53:11] [PASSED] drm_test_damage_iter_no_damage_src_moved
[11:53:11] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[11:53:11] [PASSED] drm_test_damage_iter_no_damage_not_visible
[11:53:11] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[11:53:11] [PASSED] drm_test_damage_iter_no_damage_no_fb
[11:53:11] [PASSED] drm_test_damage_iter_simple_damage
[11:53:11] [PASSED] drm_test_damage_iter_single_damage
[11:53:11] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[11:53:11] [PASSED] drm_test_damage_iter_single_damage_outside_src
[11:53:11] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[11:53:11] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[11:53:11] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[11:53:11] [PASSED] drm_test_damage_iter_single_damage_src_moved
[11:53:11] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[11:53:11] [PASSED] drm_test_damage_iter_damage
[11:53:11] [PASSED] drm_test_damage_iter_damage_one_intersect
[11:53:11] [PASSED] drm_test_damage_iter_damage_one_outside
[11:53:11] [PASSED] drm_test_damage_iter_damage_src_moved
[11:53:11] [PASSED] drm_test_damage_iter_damage_not_visible
[11:53:11] ================ [PASSED] drm_damage_helper ================
[11:53:11] ============== drm_dp_mst_helper (3 subtests) ==============
[11:53:11] ============== drm_test_dp_mst_calc_pbn_mode ==============
[11:53:11] [PASSED] Clock 154000 BPP 30 DSC disabled
[11:53:11] [PASSED] Clock 234000 BPP 30 DSC disabled
[11:53:11] [PASSED] Clock 297000 BPP 24 DSC disabled
[11:53:11] [PASSED] Clock 332880 BPP 24 DSC enabled
[11:53:11] [PASSED] Clock 324540 BPP 24 DSC enabled
[11:53:11] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[11:53:11] ============== drm_test_dp_mst_calc_pbn_div ===============
[11:53:11] [PASSED] Link rate 2000000 lane count 4
[11:53:11] [PASSED] Link rate 2000000 lane count 2
[11:53:11] [PASSED] Link rate 2000000 lane count 1
[11:53:11] [PASSED] Link rate 1350000 lane count 4
[11:53:11] [PASSED] Link rate 1350000 lane count 2
[11:53:11] [PASSED] Link rate 1350000 lane count 1
[11:53:11] [PASSED] Link rate 1000000 lane count 4
[11:53:11] [PASSED] Link rate 1000000 lane count 2
[11:53:11] [PASSED] Link rate 1000000 lane count 1
[11:53:11] [PASSED] Link rate 810000 lane count 4
[11:53:11] [PASSED] Link rate 810000 lane count 2
[11:53:11] [PASSED] Link rate 810000 lane count 1
[11:53:11] [PASSED] Link rate 540000 lane count 4
[11:53:11] [PASSED] Link rate 540000 lane count 2
[11:53:11] [PASSED] Link rate 540000 lane count 1
[11:53:11] [PASSED] Link rate 270000 lane count 4
[11:53:11] [PASSED] Link rate 270000 lane count 2
[11:53:11] [PASSED] Link rate 270000 lane count 1
[11:53:11] [PASSED] Link rate 162000 lane count 4
[11:53:11] [PASSED] Link rate 162000 lane count 2
[11:53:11] [PASSED] Link rate 162000 lane count 1
[11:53:11] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[11:53:11] ========= drm_test_dp_mst_sideband_msg_req_decode =========
[11:53:11] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[11:53:11] [PASSED] DP_POWER_UP_PHY with port number
[11:53:11] [PASSED] DP_POWER_DOWN_PHY with port number
[11:53:11] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[11:53:11] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[11:53:11] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[11:53:11] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[11:53:11] [PASSED] DP_QUERY_PAYLOAD with port number
[11:53:11] [PASSED] DP_QUERY_PAYLOAD with VCPI
[11:53:11] [PASSED] DP_REMOTE_DPCD_READ with port number
[11:53:11] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[11:53:11] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[11:53:11] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[11:53:11] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[11:53:11] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[11:53:11] [PASSED] DP_REMOTE_I2C_READ with port number
[11:53:11] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[11:53:11] [PASSED] DP_REMOTE_I2C_READ with transactions array
[11:53:11] [PASSED] DP_REMOTE_I2C_WRITE with port number
[11:53:11] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[11:53:11] [PASSED] DP_REMOTE_I2C_WRITE with data array
[11:53:11] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[11:53:11] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[11:53:11] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[11:53:11] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[11:53:11] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[11:53:11] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[11:53:11] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[11:53:11] ================ [PASSED] drm_dp_mst_helper ================
[11:53:11] ================== drm_exec (7 subtests) ===================
[11:53:11] [PASSED] sanitycheck
[11:53:11] [PASSED] test_lock
[11:53:11] [PASSED] test_lock_unlock
[11:53:11] [PASSED] test_duplicates
[11:53:11] [PASSED] test_prepare
[11:53:11] [PASSED] test_prepare_array
[11:53:11] [PASSED] test_multiple_loops
[11:53:11] ==================== [PASSED] drm_exec =====================
[11:53:11] =========== drm_format_helper_test (17 subtests) ===========
[11:53:11] ============== drm_test_fb_xrgb8888_to_gray8 ==============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[11:53:11] ============= drm_test_fb_xrgb8888_to_rgb332 ==============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[11:53:11] ============= drm_test_fb_xrgb8888_to_rgb565 ==============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[11:53:11] ============ drm_test_fb_xrgb8888_to_xrgb1555 =============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[11:53:11] ============ drm_test_fb_xrgb8888_to_argb1555 =============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[11:53:11] ============ drm_test_fb_xrgb8888_to_rgba5551 =============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[11:53:11] ============= drm_test_fb_xrgb8888_to_rgb888 ==============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[11:53:11] ============= drm_test_fb_xrgb8888_to_bgr888 ==============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[11:53:11] ============ drm_test_fb_xrgb8888_to_argb8888 =============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[11:53:11] =========== drm_test_fb_xrgb8888_to_xrgb2101010 ===========
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[11:53:11] =========== drm_test_fb_xrgb8888_to_argb2101010 ===========
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[11:53:11] ============== drm_test_fb_xrgb8888_to_mono ===============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[11:53:11] ==================== drm_test_fb_swab =====================
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ================ [PASSED] drm_test_fb_swab =================
[11:53:11] ============ drm_test_fb_xrgb8888_to_xbgr8888 =============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[11:53:11] ============ drm_test_fb_xrgb8888_to_abgr8888 =============
[11:53:11] [PASSED] single_pixel_source_buffer
[11:53:11] [PASSED] single_pixel_clip_rectangle
[11:53:11] [PASSED] well_known_colors
[11:53:11] [PASSED] destination_pitch
[11:53:11] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[11:53:11] ================= drm_test_fb_clip_offset =================
[11:53:11] [PASSED] pass through
[11:53:11] [PASSED] horizontal offset
[11:53:11] [PASSED] vertical offset
[11:53:11] [PASSED] horizontal and vertical offset
[11:53:11] [PASSED] horizontal offset (custom pitch)
[11:53:11] [PASSED] vertical offset (custom pitch)
[11:53:11] [PASSED] horizontal and vertical offset (custom pitch)
[11:53:11] ============= [PASSED] drm_test_fb_clip_offset =============
[11:53:11] =================== drm_test_fb_memcpy ====================
[11:53:11] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[11:53:11] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[11:53:11] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[11:53:11] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[11:53:11] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[11:53:11] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[11:53:11] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[11:53:11] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[11:53:11] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[11:53:11] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[11:53:11] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[11:53:11] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[11:53:11] =============== [PASSED] drm_test_fb_memcpy ================
[11:53:11] ============= [PASSED] drm_format_helper_test ==============
[11:53:11] ================= drm_format (18 subtests) =================
[11:53:11] [PASSED] drm_test_format_block_width_invalid
[11:53:11] [PASSED] drm_test_format_block_width_one_plane
[11:53:11] [PASSED] drm_test_format_block_width_two_plane
[11:53:11] [PASSED] drm_test_format_block_width_three_plane
[11:53:11] [PASSED] drm_test_format_block_width_tiled
[11:53:11] [PASSED] drm_test_format_block_height_invalid
[11:53:11] [PASSED] drm_test_format_block_height_one_plane
[11:53:11] [PASSED] drm_test_format_block_height_two_plane
[11:53:11] [PASSED] drm_test_format_block_height_three_plane
[11:53:11] [PASSED] drm_test_format_block_height_tiled
[11:53:11] [PASSED] drm_test_format_min_pitch_invalid
[11:53:11] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[11:53:11] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[11:53:11] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[11:53:11] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[11:53:11] [PASSED] drm_test_format_min_pitch_two_plane
[11:53:11] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[11:53:11] [PASSED] drm_test_format_min_pitch_tiled
[11:53:11] =================== [PASSED] drm_format ====================
[11:53:11] ============== drm_framebuffer (10 subtests) ===============
[11:53:11] ========== drm_test_framebuffer_check_src_coords ==========
[11:53:11] [PASSED] Success: source fits into fb
[11:53:11] [PASSED] Fail: overflowing fb with x-axis coordinate
[11:53:11] [PASSED] Fail: overflowing fb with y-axis coordinate
[11:53:11] [PASSED] Fail: overflowing fb with source width
[11:53:11] [PASSED] Fail: overflowing fb with source height
[11:53:11] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[11:53:11] [PASSED] drm_test_framebuffer_cleanup
[11:53:11] =============== drm_test_framebuffer_create ===============
[11:53:11] [PASSED] ABGR8888 normal sizes
[11:53:11] [PASSED] ABGR8888 max sizes
[11:53:11] [PASSED] ABGR8888 pitch greater than min required
[11:53:11] [PASSED] ABGR8888 pitch less than min required
[11:53:11] [PASSED] ABGR8888 Invalid width
[11:53:11] [PASSED] ABGR8888 Invalid buffer handle
[11:53:11] [PASSED] No pixel format
[11:53:11] [PASSED] ABGR8888 Width 0
[11:53:11] [PASSED] ABGR8888 Height 0
[11:53:11] [PASSED] ABGR8888 Out of bound height * pitch combination
[11:53:11] [PASSED] ABGR8888 Large buffer offset
[11:53:11] [PASSED] ABGR8888 Buffer offset for inexistent plane
[11:53:11] [PASSED] ABGR8888 Invalid flag
[11:53:11] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[11:53:11] [PASSED] ABGR8888 Valid buffer modifier
[11:53:11] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[11:53:11] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[11:53:11] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[11:53:11] [PASSED] NV12 Normal sizes
[11:53:11] [PASSED] NV12 Max sizes
[11:53:11] [PASSED] NV12 Invalid pitch
[11:53:11] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[11:53:11] [PASSED] NV12 different modifier per-plane
[11:53:11] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[11:53:11] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[11:53:11] [PASSED] NV12 Modifier for inexistent plane
[11:53:11] [PASSED] NV12 Handle for inexistent plane
[11:53:11] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[11:53:11] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[11:53:11] [PASSED] YVU420 Normal sizes
[11:53:11] [PASSED] YVU420 Max sizes
[11:53:11] [PASSED] YVU420 Invalid pitch
[11:53:11] [PASSED] YVU420 Different pitches
[11:53:11] [PASSED] YVU420 Different buffer offsets/pitches
[11:53:11] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[11:53:11] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[11:53:11] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[11:53:11] [PASSED] YVU420 Valid modifier
[11:53:11] [PASSED] YVU420 Different modifiers per plane
[11:53:11] [PASSED] YVU420 Modifier for inexistent plane
[11:53:11] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[11:53:11] [PASSED] X0L2 Normal sizes
[11:53:11] [PASSED] X0L2 Max sizes
[11:53:11] [PASSED] X0L2 Invalid pitch
[11:53:11] [PASSED] X0L2 Pitch greater than minimum required
[11:53:11] [PASSED] X0L2 Handle for inexistent plane
[11:53:11] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[11:53:11] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[11:53:11] [PASSED] X0L2 Valid modifier
[11:53:11] [PASSED] X0L2 Modifier for inexistent plane
[11:53:11] =========== [PASSED] drm_test_framebuffer_create ===========
[11:53:11] [PASSED] drm_test_framebuffer_free
[11:53:11] [PASSED] drm_test_framebuffer_init
[11:53:11] [PASSED] drm_test_framebuffer_init_bad_format
[11:53:11] [PASSED] drm_test_framebuffer_init_dev_mismatch
[11:53:11] [PASSED] drm_test_framebuffer_lookup
[11:53:11] [PASSED] drm_test_framebuffer_lookup_inexistent
[11:53:11] [PASSED] drm_test_framebuffer_modifiers_not_supported
[11:53:11] ================= [PASSED] drm_framebuffer =================
[11:53:11] ================ drm_gem_shmem (8 subtests) ================
[11:53:11] [PASSED] drm_gem_shmem_test_obj_create
[11:53:11] [PASSED] drm_gem_shmem_test_obj_create_private
[11:53:11] [PASSED] drm_gem_shmem_test_pin_pages
[11:53:11] [PASSED] drm_gem_shmem_test_vmap
[11:53:11] [PASSED] drm_gem_shmem_test_get_sg_table
[11:53:11] [PASSED] drm_gem_shmem_test_get_pages_sgt
[11:53:11] [PASSED] drm_gem_shmem_test_madvise
[11:53:11] [PASSED] drm_gem_shmem_test_purge
[11:53:11] ================== [PASSED] drm_gem_shmem ==================
[11:53:11] === drm_atomic_helper_connector_hdmi_check (29 subtests) ===
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[11:53:11] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420 =======
[11:53:11] [PASSED] Automatic
[11:53:11] [PASSED] Full
[11:53:11] [PASSED] Limited 16:235
[11:53:11] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[11:53:11] [PASSED] drm_test_check_disable_connector
[11:53:11] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[11:53:11] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[11:53:11] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[11:53:11] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[11:53:11] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[11:53:11] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[11:53:11] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[11:53:11] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[11:53:11] [PASSED] drm_test_check_output_bpc_dvi
[11:53:11] [PASSED] drm_test_check_output_bpc_format_vic_1
[11:53:11] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[11:53:11] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[11:53:11] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[11:53:11] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[11:53:11] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[11:53:11] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[11:53:11] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[11:53:11] ============ drm_test_check_hdmi_color_format =============
[11:53:11] [PASSED] AUTO -> RGB
[11:53:11] [PASSED] YCBCR422 -> YUV422
[11:53:11] [PASSED] YCBCR420 -> YUV420
[11:53:11] [PASSED] YCBCR444 -> YUV444
[11:53:11] [PASSED] RGB -> RGB
[11:53:11] ======== [PASSED] drm_test_check_hdmi_color_format =========
[11:53:11] ======== drm_test_check_hdmi_color_format_420_only ========
[11:53:11] [PASSED] RGB should fail
[11:53:11] [PASSED] YUV444 should fail
[11:53:11] [PASSED] YUV422 should fail
[11:53:11] [PASSED] YUV420 should work
[11:53:11] ==== [PASSED] drm_test_check_hdmi_color_format_420_only ====
[11:53:11] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[11:53:11] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[11:53:11] [PASSED] drm_test_check_broadcast_rgb_value
[11:53:11] [PASSED] drm_test_check_bpc_8_value
[11:53:11] [PASSED] drm_test_check_bpc_10_value
[11:53:11] [PASSED] drm_test_check_bpc_12_value
[11:53:11] [PASSED] drm_test_check_format_value
[11:53:11] [PASSED] drm_test_check_tmds_char_value
[11:53:11] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[11:53:11] = drm_atomic_helper_connector_hdmi_mode_valid (7 subtests) =
[11:53:11] [PASSED] drm_test_check_mode_valid
[11:53:11] [PASSED] drm_test_check_mode_valid_reject
[11:53:11] [PASSED] drm_test_check_mode_valid_reject_rate
[11:53:11] [PASSED] drm_test_check_mode_valid_reject_max_clock
[11:53:11] [PASSED] drm_test_check_mode_valid_yuv420_only_max_clock
[11:53:11] [PASSED] drm_test_check_mode_valid_reject_yuv420_only_connector
[11:53:11] [PASSED] drm_test_check_mode_valid_accept_yuv420_also_connector_rgb
[11:53:11] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[11:53:11] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[11:53:11] [PASSED] drm_test_check_infoframes
[11:53:11] [PASSED] drm_test_check_reject_avi_infoframe
[11:53:11] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[11:53:11] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[11:53:11] [PASSED] drm_test_check_reject_audio_infoframe
[11:53:11] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[11:53:11] ================= drm_managed (2 subtests) =================
[11:53:11] [PASSED] drm_test_managed_release_action
[11:53:11] [PASSED] drm_test_managed_run_action
[11:53:11] =================== [PASSED] drm_managed ===================
[11:53:11] =================== drm_mm (6 subtests) ====================
[11:53:11] [PASSED] drm_test_mm_init
[11:53:11] [PASSED] drm_test_mm_debug
[11:53:11] [PASSED] drm_test_mm_align32
[11:53:11] [PASSED] drm_test_mm_align64
[11:53:11] [PASSED] drm_test_mm_lowest
[11:53:11] [PASSED] drm_test_mm_highest
[11:53:11] ===================== [PASSED] drm_mm ======================
[11:53:11] ============= drm_modes_analog_tv (5 subtests) =============
[11:53:11] [PASSED] drm_test_modes_analog_tv_mono_576i
[11:53:11] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[11:53:11] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[11:53:11] [PASSED] drm_test_modes_analog_tv_pal_576i
[11:53:11] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[11:53:11] =============== [PASSED] drm_modes_analog_tv ===============
[11:53:11] ============== drm_panic_helper (3 subtests) ===============
[11:53:11] ============= drm_test_panic_screen_user_map ==============
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 494 x 494 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 1920 x 1080 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 RG16 little-endian (0x36314752)
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 RG24 little-endian (0x34324752)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 494 x 494 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1920 x 1080 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 RG16 little-endian (0x36314752)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 RG24 little-endian (0x34324752)
[11:53:11] ========= [PASSED] drm_test_panic_screen_user_map ==========
[11:53:11] ============= drm_test_panic_screen_user_page =============
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 494 x 494 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 1920 x 1080 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 RG16 little-endian (0x36314752)
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 RG24 little-endian (0x34324752)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 494 x 494 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1920 x 1080 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 RG16 little-endian (0x36314752)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 RG24 little-endian (0x34324752)
[11:53:11] ========= [PASSED] drm_test_panic_screen_user_page =========
[11:53:11] ========== drm_test_panic_screen_user_set_pixel ===========
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 494 x 494 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 1920 x 1080 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 RG16 little-endian (0x36314752)
[11:53:11] [PASSED] Panic screen user, mode: 1024 x 768 RG24 little-endian (0x34324752)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 494 x 494 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1920 x 1080 XR24 little-endian (0x34325258)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 RG16 little-endian (0x36314752)
[11:53:11] [PASSED] Panic screen kmsg, mode: 1024 x 768 RG24 little-endian (0x34324752)
[11:53:11] ====== [PASSED] drm_test_panic_screen_user_set_pixel =======
[11:53:11] ================ [PASSED] drm_panic_helper =================
[11:53:11] ============== drm_plane_helper (2 subtests) ===============
[11:53:11] =============== drm_test_check_plane_state ================
[11:53:11] [PASSED] clipping_simple
[11:53:11] [PASSED] clipping_rotate_reflect
[11:53:11] [PASSED] positioning_simple
[11:53:11] [PASSED] upscaling
[11:53:11] [PASSED] downscaling
[11:53:11] [PASSED] rounding1
[11:53:11] [PASSED] rounding2
[11:53:11] [PASSED] rounding3
[11:53:11] [PASSED] rounding4
[11:53:11] =========== [PASSED] drm_test_check_plane_state ============
[11:53:11] =========== drm_test_check_invalid_plane_state ============
[11:53:11] [PASSED] positioning_invalid
[11:53:11] [PASSED] upscaling_invalid
[11:53:11] [PASSED] downscaling_invalid
[11:53:11] ======= [PASSED] drm_test_check_invalid_plane_state ========
[11:53:11] ================ [PASSED] drm_plane_helper =================
[11:53:11] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[11:53:11] ====== drm_test_connector_helper_tv_get_modes_check =======
[11:53:11] [PASSED] None
[11:53:11] [PASSED] PAL
[11:53:11] [PASSED] NTSC
[11:53:11] [PASSED] Both, NTSC Default
[11:53:11] [PASSED] Both, PAL Default
[11:53:11] [PASSED] Both, NTSC Default, with PAL on command-line
[11:53:11] [PASSED] Both, PAL Default, with NTSC on command-line
[11:53:11] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[11:53:11] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[11:53:11] ================== drm_rect (9 subtests) ===================
[11:53:11] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[11:53:11] [PASSED] drm_test_rect_clip_scaled_not_clipped
[11:53:11] [PASSED] drm_test_rect_clip_scaled_clipped
[11:53:11] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[11:53:11] ================= drm_test_rect_intersect =================
[11:53:11] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[11:53:11] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[11:53:11] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[11:53:11] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[11:53:11] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[11:53:11] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[11:53:11] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[11:53:11] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[11:53:11] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[11:53:11] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[11:53:11] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[11:53:11] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[11:53:11] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[11:53:11] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[11:53:11] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[11:53:11] ============= [PASSED] drm_test_rect_intersect =============
[11:53:11] ================ drm_test_rect_calc_hscale ================
[11:53:11] [PASSED] normal use
[11:53:11] [PASSED] out of max range
[11:53:11] [PASSED] out of min range
[11:53:11] [PASSED] zero dst
[11:53:11] [PASSED] negative src
[11:53:11] [PASSED] negative dst
[11:53:11] ============ [PASSED] drm_test_rect_calc_hscale ============
[11:53:11] ================ drm_test_rect_calc_vscale ================
[11:53:11] [PASSED] normal use
[11:53:11] [PASSED] out of max range
[11:53:11] [PASSED] out of min range
[11:53:11] [PASSED] zero dst
[11:53:11] [PASSED] negative src
[11:53:11] [PASSED] negative dst
[11:53:11] ============ [PASSED] drm_test_rect_calc_vscale ============
[11:53:11] ================== drm_test_rect_rotate ===================
[11:53:11] [PASSED] reflect-x
[11:53:11] [PASSED] reflect-y
[11:53:11] [PASSED] rotate-0
[11:53:11] [PASSED] rotate-90
[11:53:11] [PASSED] rotate-180
[11:53:11] [PASSED] rotate-270
[11:53:11] ============== [PASSED] drm_test_rect_rotate ===============
[11:53:11] ================ drm_test_rect_rotate_inv =================
[11:53:11] [PASSED] reflect-x
[11:53:11] [PASSED] reflect-y
[11:53:11] [PASSED] rotate-0
[11:53:11] [PASSED] rotate-90
[11:53:11] [PASSED] rotate-180
[11:53:11] [PASSED] rotate-270
[11:53:11] ============ [PASSED] drm_test_rect_rotate_inv =============
[11:53:11] ==================== [PASSED] drm_rect =====================
[11:53:11] ============ drm_sysfb_modeset_test (1 subtest) ============
[11:53:11] ============ drm_test_sysfb_build_fourcc_list =============
[11:53:11] [PASSED] no native formats
[11:53:11] [PASSED] XRGB8888 as native format
[11:53:11] [PASSED] remove duplicates
[11:53:11] [PASSED] convert alpha formats
[11:53:11] [PASSED] random formats
[11:53:11] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[11:53:11] ============= [PASSED] drm_sysfb_modeset_test ==============
[11:53:11] ================== drm_fixp (2 subtests) ===================
[11:53:11] [PASSED] drm_test_int2fixp
[11:53:11] [PASSED] drm_test_sm2fixp
[11:53:11] ==================== [PASSED] drm_fixp =====================
[11:53:11] ============================================================
[11:53:11] Testing complete. Ran 671 tests: passed: 671
[11:53:11] Elapsed time: 27.070s total, 1.837s configuring, 24.816s building, 0.412s running
+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[11:53:11] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[11:53:13] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[11:53:23] Starting KUnit Kernel (1/1)...
[11:53:23] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[11:53:23] ============= refcount_interrupt (4 subtests) ==============
[11:53:23] [PASSED] test_single_irq_change
[11:53:23] [PASSED] test_nested_irq_change
[11:53:23] [PASSED] test_multiple_irq_change
[11:53:23] [PASSED] test_irq_save
[11:53:23] =============== [PASSED] refcount_interrupt ================
[11:53:23] ================= ttm_device (5 subtests) ==================
[11:53:23] [PASSED] ttm_device_init_basic
[11:53:23] [PASSED] ttm_device_init_multiple
[11:53:23] [PASSED] ttm_device_fini_basic
[11:53:23] [PASSED] ttm_device_init_no_vma_man
[11:53:23] ================== ttm_device_init_pools ==================
[11:53:23] [PASSED] No DMA allocations, no DMA32 required
[11:53:23] [PASSED] DMA allocations, DMA32 required
[11:53:23] [PASSED] No DMA allocations, DMA32 required
[11:53:23] [PASSED] DMA allocations, no DMA32 required
[11:53:23] ============== [PASSED] ttm_device_init_pools ==============
[11:53:23] =================== [PASSED] ttm_device ====================
[11:53:23] ================== ttm_pool (8 subtests) ===================
[11:53:23] ================== ttm_pool_alloc_basic ===================
[11:53:23] [PASSED] One page
[11:53:23] [PASSED] More than one page
[11:53:23] [PASSED] Above the allocation limit
[11:53:23] [PASSED] One page, with coherent DMA mappings enabled
[11:53:23] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[11:53:23] ============== [PASSED] ttm_pool_alloc_basic ===============
[11:53:23] ============== ttm_pool_alloc_basic_dma_addr ==============
[11:53:23] [PASSED] One page
[11:53:23] [PASSED] More than one page
[11:53:23] [PASSED] Above the allocation limit
[11:53:23] [PASSED] One page, with coherent DMA mappings enabled
[11:53:23] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[11:53:23] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[11:53:23] [PASSED] ttm_pool_alloc_order_caching_match
[11:53:23] [PASSED] ttm_pool_alloc_caching_mismatch
[11:53:23] [PASSED] ttm_pool_alloc_order_mismatch
[11:53:23] [PASSED] ttm_pool_free_dma_alloc
[11:53:23] [PASSED] ttm_pool_free_no_dma_alloc
[11:53:23] [PASSED] ttm_pool_fini_basic
[11:53:23] ==================== [PASSED] ttm_pool =====================
[11:53:23] ================ ttm_resource (8 subtests) =================
[11:53:23] ================= ttm_resource_init_basic =================
[11:53:23] [PASSED] Init resource in TTM_PL_SYSTEM
[11:53:23] [PASSED] Init resource in TTM_PL_VRAM
[11:53:23] [PASSED] Init resource in a private placement
[11:53:23] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[11:53:23] ============= [PASSED] ttm_resource_init_basic =============
[11:53:23] [PASSED] ttm_resource_init_pinned
[11:53:23] [PASSED] ttm_resource_fini_basic
[11:53:23] [PASSED] ttm_resource_manager_init_basic
[11:53:23] [PASSED] ttm_resource_manager_usage_basic
[11:53:23] [PASSED] ttm_resource_manager_set_used_basic
[11:53:23] [PASSED] ttm_sys_man_alloc_basic
[11:53:23] [PASSED] ttm_sys_man_free_basic
[11:53:23] ================== [PASSED] ttm_resource ===================
[11:53:23] =================== ttm_tt (15 subtests) ===================
[11:53:23] ==================== ttm_tt_init_basic ====================
[11:53:23] [PASSED] Page-aligned size
[11:53:23] [PASSED] Extra pages requested
[11:53:23] ================ [PASSED] ttm_tt_init_basic ================
[11:53:23] [PASSED] ttm_tt_init_misaligned
[11:53:23] [PASSED] ttm_tt_fini_basic
[11:53:23] [PASSED] ttm_tt_fini_sg
[11:53:23] [PASSED] ttm_tt_fini_shmem
[11:53:23] [PASSED] ttm_tt_create_basic
[11:53:23] [PASSED] ttm_tt_create_invalid_bo_type
[11:53:23] [PASSED] ttm_tt_create_ttm_exists
[11:53:23] [PASSED] ttm_tt_create_failed
[11:53:23] [PASSED] ttm_tt_destroy_basic
[11:53:23] [PASSED] ttm_tt_populate_null_ttm
[11:53:23] [PASSED] ttm_tt_populate_populated_ttm
[11:53:23] [PASSED] ttm_tt_unpopulate_basic
[11:53:23] [PASSED] ttm_tt_unpopulate_empty_ttm
[11:53:23] [PASSED] ttm_tt_swapin_basic
[11:53:23] ===================== [PASSED] ttm_tt ======================
[11:53:23] =================== ttm_bo (14 subtests) ===================
[11:53:23] =========== ttm_bo_reserve_optimistic_no_ticket ===========
[11:53:23] [PASSED] Cannot be interrupted and sleeps
[11:53:23] [PASSED] Cannot be interrupted, locks straight away
[11:53:23] [PASSED] Can be interrupted, sleeps
[11:53:23] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[11:53:23] [PASSED] ttm_bo_reserve_locked_no_sleep
[11:53:23] [PASSED] ttm_bo_reserve_no_wait_ticket
[11:53:23] [PASSED] ttm_bo_reserve_double_resv
[11:53:23] [PASSED] ttm_bo_reserve_interrupted
[11:53:23] [PASSED] ttm_bo_reserve_deadlock
[11:53:23] [PASSED] ttm_bo_unreserve_basic
[11:53:23] [PASSED] ttm_bo_unreserve_pinned
[11:53:23] [PASSED] ttm_bo_unreserve_bulk
[11:53:23] [PASSED] ttm_bo_fini_basic
[11:53:23] [PASSED] ttm_bo_fini_shared_resv
[11:53:23] [PASSED] ttm_bo_pin_basic
[11:53:23] [PASSED] ttm_bo_pin_unpin_resource
[11:53:23] [PASSED] ttm_bo_multiple_pin_one_unpin
[11:53:23] ===================== [PASSED] ttm_bo ======================
[11:53:23] ============== ttm_bo_validate (22 subtests) ===============
[11:53:23] ============== ttm_bo_init_reserved_sys_man ===============
[11:53:23] [PASSED] Buffer object for userspace
[11:53:23] [PASSED] Kernel buffer object
[11:53:23] [PASSED] Shared buffer object
[11:53:23] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[11:53:23] ============== ttm_bo_init_reserved_mock_man ==============
[11:53:23] [PASSED] Buffer object for userspace
[11:53:23] [PASSED] Kernel buffer object
[11:53:23] [PASSED] Shared buffer object
[11:53:23] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[11:53:23] [PASSED] ttm_bo_init_reserved_resv
[11:53:23] ================== ttm_bo_validate_basic ==================
[11:53:23] [PASSED] Buffer object for userspace
[11:53:23] [PASSED] Kernel buffer object
[11:53:23] [PASSED] Shared buffer object
[11:53:23] ============== [PASSED] ttm_bo_validate_basic ==============
[11:53:23] [PASSED] ttm_bo_validate_invalid_placement
[11:53:23] ============= ttm_bo_validate_same_placement ==============
[11:53:23] [PASSED] System manager
[11:53:23] [PASSED] VRAM manager
[11:53:23] ========= [PASSED] ttm_bo_validate_same_placement ==========
[11:53:23] [PASSED] ttm_bo_validate_failed_alloc
[11:53:23] [PASSED] ttm_bo_validate_pinned
[11:53:23] [PASSED] ttm_bo_validate_busy_placement
[11:53:23] ================ ttm_bo_validate_multihop =================
[11:53:23] [PASSED] Buffer object for userspace
[11:53:23] [PASSED] Kernel buffer object
[11:53:23] [PASSED] Shared buffer object
[11:53:23] ============ [PASSED] ttm_bo_validate_multihop =============
[11:53:23] ========== ttm_bo_validate_no_placement_signaled ==========
[11:53:23] [PASSED] Buffer object in system domain, no page vector
[11:53:23] [PASSED] Buffer object in system domain with an existing page vector
[11:53:23] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[11:53:23] ======== ttm_bo_validate_no_placement_not_signaled ========
[11:53:23] [PASSED] Buffer object for userspace
[11:53:23] [PASSED] Kernel buffer object
[11:53:23] [PASSED] Shared buffer object
[11:53:23] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[11:53:23] [PASSED] ttm_bo_validate_move_fence_signaled
[11:53:23] ========= ttm_bo_validate_move_fence_not_signaled =========
[11:53:23] [PASSED] Waits for GPU
[11:53:23] [PASSED] Tries to lock straight away
[11:53:23] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[11:53:23] [PASSED] ttm_bo_validate_swapout
[11:53:23] [PASSED] ttm_bo_validate_happy_evict
[11:53:23] [PASSED] ttm_bo_validate_all_pinned_evict
[11:53:23] [PASSED] ttm_bo_validate_allowed_only_evict
[11:53:23] [PASSED] ttm_bo_validate_deleted_evict
[11:53:23] [PASSED] ttm_bo_validate_busy_domain_evict
[11:53:23] [PASSED] ttm_bo_validate_evict_gutting
[11:53:23] [PASSED] ttm_bo_validate_recrusive_evict
[11:53:23] ================= [PASSED] ttm_bo_validate =================
[11:53:23] ============================================================
[11:53:23] Testing complete. Ran 106 tests: passed: 106
[11:53:23] Elapsed time: 12.116s total, 1.790s configuring, 10.111s building, 0.186s running
+ for kcfg in "${kunitconfigs[@]}"
+ [[ ! -f /kernel/drivers/dma-buf/.kunitconfig ]]
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/dma-buf/.kunitconfig
[11:53:23] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[11:53:25] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[11:53:34] Starting KUnit Kernel (1/1)...
[11:53:34] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[11:53:34] ============= refcount_interrupt (4 subtests) ==============
[11:53:34] [PASSED] test_single_irq_change
[11:53:34] [PASSED] test_nested_irq_change
[11:53:34] [PASSED] test_multiple_irq_change
[11:53:34] [PASSED] test_irq_save
[11:53:34] =============== [PASSED] refcount_interrupt ================
[11:53:34] =============== dma-buf-fence (12 subtests) ================
[11:53:34] [PASSED] test_sanitycheck
[11:53:34] [PASSED] test_signaling
[11:53:34] [PASSED] test_add_callback
[11:53:34] [PASSED] test_late_add_callback
[11:53:34] [PASSED] test_rm_callback
[11:53:34] [PASSED] test_late_rm_callback
[11:53:34] [PASSED] test_status
[11:53:34] [PASSED] test_error
[11:53:34] [PASSED] test_wait
[11:53:34] [PASSED] test_wait_timeout
[11:53:34] [PASSED] test_stub
[11:53:34] [SKIPPED] test_race_signal_callback (requires at least 2 CPUs)
[11:53:34] ================== [PASSED] dma-buf-fence ==================
[11:53:34] ============ dma-buf-fence-chain (11 subtests) =============
[11:53:34] [PASSED] test_sanitycheck
[11:53:34] [PASSED] test_find_seqno
[11:53:34] [PASSED] test_find_signaled
[11:53:34] [PASSED] test_find_out_of_order
[11:53:39] [PASSED] test_find_gap
[11:53:39] [PASSED] test_find_race
[11:53:39] [PASSED] test_signal_forward
[11:53:39] [PASSED] test_signal_backward
[11:53:39] [PASSED] test_wait_forward
[11:53:39] [PASSED] test_wait_backward
[11:53:39] [PASSED] test_wait_random
[11:53:39] =============== [PASSED] dma-buf-fence-chain ===============
[11:53:39] ============ dma-buf-fence-unwrap (10 subtests) ============
[11:53:39] [PASSED] test_sanitycheck
[11:53:39] [PASSED] test_unwrap_array
[11:53:39] [PASSED] test_unwrap_chain
[11:53:39] [PASSED] test_unwrap_chain_array
[11:53:39] [PASSED] test_unwrap_merge
[11:53:39] [PASSED] test_unwrap_merge_duplicate
[11:53:39] [PASSED] test_unwrap_merge_seqno
[11:53:39] [PASSED] test_unwrap_merge_order
[11:53:39] [PASSED] test_unwrap_merge_complex
[11:53:39] [PASSED] test_unwrap_merge_complex_seqno
[11:53:39] ============== [PASSED] dma-buf-fence-unwrap ===============
[11:53:39] ================ dma-buf-resv (5 subtests) =================
[11:53:39] [PASSED] test_sanitycheck
[11:53:39] ===================== test_signaling ======================
[11:53:39] [PASSED] kernel
[11:53:39] [PASSED] write
[11:53:39] [PASSED] read
[11:53:39] [PASSED] bookkeep
[11:53:39] ================= [PASSED] test_signaling ==================
[11:53:39] ====================== test_for_each ======================
[11:53:39] [PASSED] kernel
[11:53:39] [PASSED] write
[11:53:39] [PASSED] read
[11:53:39] [PASSED] bookkeep
[11:53:39] ================== [PASSED] test_for_each ==================
[11:53:39] ================= test_for_each_unlocked ==================
[11:53:39] [PASSED] kernel
[11:53:39] [PASSED] write
[11:53:39] [PASSED] read
[11:53:39] [PASSED] bookkeep
[11:53:39] ============= [PASSED] test_for_each_unlocked ==============
[11:53:39] ===================== test_get_fences =====================
[11:53:39] [PASSED] kernel
[11:53:39] [PASSED] write
[11:53:39] [PASSED] read
[11:53:39] [PASSED] bookkeep
[11:53:39] ================= [PASSED] test_get_fences =================
[11:53:39] ================== [PASSED] dma-buf-resv ===================
[11:53:39] ============================================================
[11:53:39] Testing complete. Ran 54 tests: passed: 53, skipped: 1
[11:53:39] Elapsed time: 16.007s total, 1.829s configuring, 8.856s building, 5.283s running
+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel
^ permalink raw reply [flat|nested] 5+ messages in thread