* [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC
@ 2025-11-04 19:57 Sk Anirban
2025-11-04 19:57 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban
` (4 more replies)
0 siblings, 5 replies; 11+ messages in thread
From: Sk Anirban @ 2025-11-04 19:57 UTC (permalink / raw)
To: intel-xe
Cc: anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa,
raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar,
rodrigo.vivi, Sk Anirban
This series eliminates cached frequency values that were causing stale
data in GuC SLPC parameter handling. Both RPe and RPa frequencies are
now read live from hardware registers on each request.
Sk Anirban (2):
drm/xe/guc: Eliminate RPe caching for SLPC parameter handling
drm/xe/guc: Eliminate RPa frequency caching
drivers/gpu/drm/xe/xe_guc_pc.c | 107 +++++++++++++--------------
drivers/gpu/drm/xe/xe_guc_pc_types.h | 4 -
2 files changed, 53 insertions(+), 58 deletions(-)
--
2.43.0
^ permalink raw reply [flat|nested] 11+ messages in thread* [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling 2025-11-04 19:57 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban @ 2025-11-04 19:57 ` Sk Anirban 2025-11-07 1:51 ` Belgaumkar, Vinay 2025-11-08 3:23 ` Rodrigo Vivi 2025-11-04 19:57 ` [PATCH v6 2/2] drm/xe/guc: Eliminate RPa frequency caching Sk Anirban ` (3 subsequent siblings) 4 siblings, 2 replies; 11+ messages in thread From: Sk Anirban @ 2025-11-04 19:57 UTC (permalink / raw) To: intel-xe Cc: anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar, rodrigo.vivi, Sk Anirban RPe is runtime-determined by PCODE and caching it caused stale values, leading to incorrect GuC SLPC parameter settings. Drop the cached rpe_freq field and query fresh values from hardware on each use to ensure GuC SLPC parameters reflect current RPe. v2: Remove cached RPe frequency field (Rodrigo) v3: Remove extra variable (Vinay) Modify function name (Vinay) v4: Maintain a separate function for PVC (Rodrigo) v5: Avoid RPn update while fetching RPe frequency (Rodrigo) Closes: https://gitlab.freedesktop.org/drm/xe/kernel/-/issues/5166 Signed-off-by: Sk Anirban <sk.anirban@intel.com> --- drivers/gpu/drm/xe/xe_guc_pc.c | 68 ++++++++++++++-------------- drivers/gpu/drm/xe/xe_guc_pc_types.h | 2 - 2 files changed, 35 insertions(+), 35 deletions(-) diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c index ff22235857f8..efa9318c4587 100644 --- a/drivers/gpu/drm/xe/xe_guc_pc.c +++ b/drivers/gpu/drm/xe/xe_guc_pc.c @@ -331,7 +331,7 @@ static int pc_set_min_freq(struct xe_guc_pc *pc, u32 freq) * Our goal is to have the admin choices respected. */ pc_action_set_param(pc, SLPC_PARAM_IGNORE_EFFICIENT_FREQUENCY, - freq < pc->rpe_freq); + freq < xe_guc_pc_get_rpe_freq(pc)); return pc_action_set_param(pc, SLPC_PARAM_GLOBAL_MIN_GT_UNSLICE_FREQ_MHZ, @@ -376,7 +376,7 @@ static void mtl_update_rpa_value(struct xe_guc_pc *pc) pc->rpa_freq = decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); } -static void mtl_update_rpe_value(struct xe_guc_pc *pc) +static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) { struct xe_gt *gt = pc_to_gt(pc); u32 reg; @@ -386,7 +386,7 @@ static void mtl_update_rpe_value(struct xe_guc_pc *pc) else reg = xe_mmio_read32(>->mmio, MTL_GT_RPE_FREQUENCY); - pc->rpe_freq = decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); + return decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); } static void tgl_update_rpa_value(struct xe_guc_pc *pc) @@ -409,24 +409,22 @@ static void tgl_update_rpa_value(struct xe_guc_pc *pc) } } -static void tgl_update_rpe_value(struct xe_guc_pc *pc) +static u32 pvc_get_rpe_freq(struct xe_guc_pc *pc) { struct xe_gt *gt = pc_to_gt(pc); - struct xe_device *xe = gt_to_xe(gt); u32 reg; - /* - * For PVC we still need to use fused RP1 as the approximation for RPe - * For other platforms than PVC we get the resolved RPe directly from - * PCODE at a different register - */ - if (xe->info.platform == XE_PVC) { - reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); - pc->rpe_freq = REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; - } else { - reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); - pc->rpe_freq = REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; - } + reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); + return REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; +} + +static u32 tgl_get_rpe_freq(struct xe_guc_pc *pc) +{ + struct xe_gt *gt = pc_to_gt(pc); + u32 reg; + + reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); + return REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; } static void pc_update_rp_values(struct xe_guc_pc *pc) @@ -434,20 +432,10 @@ static void pc_update_rp_values(struct xe_guc_pc *pc) struct xe_gt *gt = pc_to_gt(pc); struct xe_device *xe = gt_to_xe(gt); - if (GRAPHICS_VERx100(xe) >= 1270) { + if (GRAPHICS_VERx100(xe) >= 1270) mtl_update_rpa_value(pc); - mtl_update_rpe_value(pc); - } else { + else tgl_update_rpa_value(pc); - tgl_update_rpe_value(pc); - } - - /* - * RPe is decided at runtime by PCODE. In the rare case where that's - * smaller than the fused min, we will trust the PCODE and use that - * as our minimum one. - */ - pc->rpn_freq = min(pc->rpn_freq, pc->rpe_freq); } /** @@ -561,9 +549,23 @@ u32 xe_guc_pc_get_rpa_freq(struct xe_guc_pc *pc) */ u32 xe_guc_pc_get_rpe_freq(struct xe_guc_pc *pc) { - pc_update_rp_values(pc); + struct xe_gt *gt = pc_to_gt(pc); + struct xe_device *xe = gt_to_xe(gt); + u32 freq; - return pc->rpe_freq; + /* + * For PVC we still need to use fused RP1 as the approximation for RPe + * For other platforms than PVC we get the resolved RPe directly from + * PCODE at a different register + */ + if (GRAPHICS_VERx100(xe) == 1260) + freq = pvc_get_rpe_freq(pc); + else if (GRAPHICS_VERx100(xe) >= 1270) + freq = mtl_get_rpe_freq(pc); + else + freq = tgl_get_rpe_freq(pc); + + return freq; } /** @@ -1022,7 +1024,7 @@ static int pc_set_mert_freq_cap(struct xe_guc_pc *pc) /* * Ensure min and max are bound by MERT_FREQ_CAP until driver loads. */ - ret = pc_set_min_freq(pc, min(pc->rpe_freq, pc_max_freq_cap(pc))); + ret = pc_set_min_freq(pc, min(xe_guc_pc_get_rpe_freq(pc), pc_max_freq_cap(pc))); if (!ret) ret = pc_set_max_freq(pc, min(pc->rp0_freq, pc_max_freq_cap(pc))); @@ -1340,7 +1342,7 @@ static void xe_guc_pc_fini_hw(void *arg) XE_WARN_ON(xe_guc_pc_stop(pc)); /* Bind requested freq to mert_freq_cap before unload */ - pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), pc->rpe_freq)); + pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), xe_guc_pc_get_rpe_freq(pc))); xe_force_wake_put(gt_to_fw(pc_to_gt(pc)), fw_ref); } diff --git a/drivers/gpu/drm/xe/xe_guc_pc_types.h b/drivers/gpu/drm/xe/xe_guc_pc_types.h index 5e4ea53fbee6..f27c05d81706 100644 --- a/drivers/gpu/drm/xe/xe_guc_pc_types.h +++ b/drivers/gpu/drm/xe/xe_guc_pc_types.h @@ -21,8 +21,6 @@ struct xe_guc_pc { u32 rp0_freq; /** @rpa_freq: HW RPa frequency - The Achievable one */ u32 rpa_freq; - /** @rpe_freq: HW RPe frequency - The Efficient one */ - u32 rpe_freq; /** @rpn_freq: HW RPN frequency - The Minimum one */ u32 rpn_freq; /** @user_requested_min: Stash the minimum requested freq by user */ -- 2.43.0 ^ permalink raw reply related [flat|nested] 11+ messages in thread
* Re: [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling 2025-11-04 19:57 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban @ 2025-11-07 1:51 ` Belgaumkar, Vinay 2025-11-08 3:23 ` Rodrigo Vivi 1 sibling, 0 replies; 11+ messages in thread From: Belgaumkar, Vinay @ 2025-11-07 1:51 UTC (permalink / raw) To: Sk Anirban, intel-xe Cc: anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, rodrigo.vivi On 11/4/2025 11:57 AM, Sk Anirban wrote: > RPe is runtime-determined by PCODE and caching it caused stale values, > leading to incorrect GuC SLPC parameter settings. > Drop the cached rpe_freq field and query fresh values from hardware > on each use to ensure GuC SLPC parameters reflect current RPe. > > v2: Remove cached RPe frequency field (Rodrigo) > v3: Remove extra variable (Vinay) > Modify function name (Vinay) > v4: Maintain a separate function for PVC (Rodrigo) > v5: Avoid RPn update while fetching RPe frequency (Rodrigo) > > Closes: https://gitlab.freedesktop.org/drm/xe/kernel/-/issues/5166 > Signed-off-by: Sk Anirban <sk.anirban@intel.com> > --- > drivers/gpu/drm/xe/xe_guc_pc.c | 68 ++++++++++++++-------------- > drivers/gpu/drm/xe/xe_guc_pc_types.h | 2 - > 2 files changed, 35 insertions(+), 35 deletions(-) > > diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c > index ff22235857f8..efa9318c4587 100644 > --- a/drivers/gpu/drm/xe/xe_guc_pc.c > +++ b/drivers/gpu/drm/xe/xe_guc_pc.c > @@ -331,7 +331,7 @@ static int pc_set_min_freq(struct xe_guc_pc *pc, u32 freq) > * Our goal is to have the admin choices respected. > */ > pc_action_set_param(pc, SLPC_PARAM_IGNORE_EFFICIENT_FREQUENCY, > - freq < pc->rpe_freq); > + freq < xe_guc_pc_get_rpe_freq(pc)); > > return pc_action_set_param(pc, > SLPC_PARAM_GLOBAL_MIN_GT_UNSLICE_FREQ_MHZ, > @@ -376,7 +376,7 @@ static void mtl_update_rpa_value(struct xe_guc_pc *pc) > pc->rpa_freq = decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); > } > > -static void mtl_update_rpe_value(struct xe_guc_pc *pc) > +static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) > { > struct xe_gt *gt = pc_to_gt(pc); > u32 reg; > @@ -386,7 +386,7 @@ static void mtl_update_rpe_value(struct xe_guc_pc *pc) > else > reg = xe_mmio_read32(>->mmio, MTL_GT_RPE_FREQUENCY); > > - pc->rpe_freq = decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); > + return decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); > } > > static void tgl_update_rpa_value(struct xe_guc_pc *pc) > @@ -409,24 +409,22 @@ static void tgl_update_rpa_value(struct xe_guc_pc *pc) > } > } > > -static void tgl_update_rpe_value(struct xe_guc_pc *pc) > +static u32 pvc_get_rpe_freq(struct xe_guc_pc *pc) > { > struct xe_gt *gt = pc_to_gt(pc); > - struct xe_device *xe = gt_to_xe(gt); > u32 reg; > > - /* > - * For PVC we still need to use fused RP1 as the approximation for RPe > - * For other platforms than PVC we get the resolved RPe directly from > - * PCODE at a different register > - */ > - if (xe->info.platform == XE_PVC) { > - reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); > - pc->rpe_freq = REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > - } else { > - reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); > - pc->rpe_freq = REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > - } > + reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); > + return REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > +} > + > +static u32 tgl_get_rpe_freq(struct xe_guc_pc *pc) > +{ > + struct xe_gt *gt = pc_to_gt(pc); > + u32 reg; > + > + reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); > + return REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > } > > static void pc_update_rp_values(struct xe_guc_pc *pc) > @@ -434,20 +432,10 @@ static void pc_update_rp_values(struct xe_guc_pc *pc) > struct xe_gt *gt = pc_to_gt(pc); > struct xe_device *xe = gt_to_xe(gt); > > - if (GRAPHICS_VERx100(xe) >= 1270) { > + if (GRAPHICS_VERx100(xe) >= 1270) > mtl_update_rpa_value(pc); > - mtl_update_rpe_value(pc); > - } else { > + else > tgl_update_rpa_value(pc); > - tgl_update_rpe_value(pc); > - } > - > - /* > - * RPe is decided at runtime by PCODE. In the rare case where that's > - * smaller than the fused min, we will trust the PCODE and use that > - * as our minimum one. > - */ > - pc->rpn_freq = min(pc->rpn_freq, pc->rpe_freq); > } > > /** > @@ -561,9 +549,23 @@ u32 xe_guc_pc_get_rpa_freq(struct xe_guc_pc *pc) > */ > u32 xe_guc_pc_get_rpe_freq(struct xe_guc_pc *pc) > { > - pc_update_rp_values(pc); > + struct xe_gt *gt = pc_to_gt(pc); > + struct xe_device *xe = gt_to_xe(gt); just use pc_to_xe(pc) here, we don't need gt. > + u32 freq; > > - return pc->rpe_freq; > + /* > + * For PVC we still need to use fused RP1 as the approximation for RPe > + * For other platforms than PVC we get the resolved RPe directly from > + * PCODE at a different register This comment makes more sense in the pvc function where we are reading RP1. So, maybe we can split the comment and put in the respective functions? Other than that, Reviewed-by: Vinay Belgaumkar <vinay.belgaumkar@intel.com> > + */ > + if (GRAPHICS_VERx100(xe) == 1260) > + freq = pvc_get_rpe_freq(pc); > + else if (GRAPHICS_VERx100(xe) >= 1270) > + freq = mtl_get_rpe_freq(pc); > + else > + freq = tgl_get_rpe_freq(pc); > + > + return freq; > } > > /** > @@ -1022,7 +1024,7 @@ static int pc_set_mert_freq_cap(struct xe_guc_pc *pc) > /* > * Ensure min and max are bound by MERT_FREQ_CAP until driver loads. > */ > - ret = pc_set_min_freq(pc, min(pc->rpe_freq, pc_max_freq_cap(pc))); > + ret = pc_set_min_freq(pc, min(xe_guc_pc_get_rpe_freq(pc), pc_max_freq_cap(pc))); > if (!ret) > ret = pc_set_max_freq(pc, min(pc->rp0_freq, pc_max_freq_cap(pc))); > > @@ -1340,7 +1342,7 @@ static void xe_guc_pc_fini_hw(void *arg) > XE_WARN_ON(xe_guc_pc_stop(pc)); > > /* Bind requested freq to mert_freq_cap before unload */ > - pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), pc->rpe_freq)); > + pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), xe_guc_pc_get_rpe_freq(pc))); > > xe_force_wake_put(gt_to_fw(pc_to_gt(pc)), fw_ref); > } > diff --git a/drivers/gpu/drm/xe/xe_guc_pc_types.h b/drivers/gpu/drm/xe/xe_guc_pc_types.h > index 5e4ea53fbee6..f27c05d81706 100644 > --- a/drivers/gpu/drm/xe/xe_guc_pc_types.h > +++ b/drivers/gpu/drm/xe/xe_guc_pc_types.h > @@ -21,8 +21,6 @@ struct xe_guc_pc { > u32 rp0_freq; > /** @rpa_freq: HW RPa frequency - The Achievable one */ > u32 rpa_freq; > - /** @rpe_freq: HW RPe frequency - The Efficient one */ > - u32 rpe_freq; > /** @rpn_freq: HW RPN frequency - The Minimum one */ > u32 rpn_freq; > /** @user_requested_min: Stash the minimum requested freq by user */ ^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling 2025-11-04 19:57 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban 2025-11-07 1:51 ` Belgaumkar, Vinay @ 2025-11-08 3:23 ` Rodrigo Vivi 2025-11-10 9:46 ` Anirban, Sk 1 sibling, 1 reply; 11+ messages in thread From: Rodrigo Vivi @ 2025-11-08 3:23 UTC (permalink / raw) To: Sk Anirban Cc: intel-xe, anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar On Wed, Nov 05, 2025 at 01:27:37AM +0530, Sk Anirban wrote: > RPe is runtime-determined by PCODE and caching it caused stale values, > leading to incorrect GuC SLPC parameter settings. > Drop the cached rpe_freq field and query fresh values from hardware > on each use to ensure GuC SLPC parameters reflect current RPe. > > v2: Remove cached RPe frequency field (Rodrigo) > v3: Remove extra variable (Vinay) > Modify function name (Vinay) > v4: Maintain a separate function for PVC (Rodrigo) > v5: Avoid RPn update while fetching RPe frequency (Rodrigo) dang, now I regret on having asked that... I'm not trusting on the CI results any longer. Did you run this full xe_gt_freq tests in your machine? I forgot the machine that made us to introduce this rpn hack... > > Closes: https://gitlab.freedesktop.org/drm/xe/kernel/-/issues/5166 > Signed-off-by: Sk Anirban <sk.anirban@intel.com> > --- > drivers/gpu/drm/xe/xe_guc_pc.c | 68 ++++++++++++++-------------- > drivers/gpu/drm/xe/xe_guc_pc_types.h | 2 - > 2 files changed, 35 insertions(+), 35 deletions(-) > > diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c > index ff22235857f8..efa9318c4587 100644 > --- a/drivers/gpu/drm/xe/xe_guc_pc.c > +++ b/drivers/gpu/drm/xe/xe_guc_pc.c > @@ -331,7 +331,7 @@ static int pc_set_min_freq(struct xe_guc_pc *pc, u32 freq) > * Our goal is to have the admin choices respected. > */ > pc_action_set_param(pc, SLPC_PARAM_IGNORE_EFFICIENT_FREQUENCY, > - freq < pc->rpe_freq); > + freq < xe_guc_pc_get_rpe_freq(pc)); > > return pc_action_set_param(pc, > SLPC_PARAM_GLOBAL_MIN_GT_UNSLICE_FREQ_MHZ, > @@ -376,7 +376,7 @@ static void mtl_update_rpa_value(struct xe_guc_pc *pc) > pc->rpa_freq = decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); > } > > -static void mtl_update_rpe_value(struct xe_guc_pc *pc) > +static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) > { > struct xe_gt *gt = pc_to_gt(pc); > u32 reg; > @@ -386,7 +386,7 @@ static void mtl_update_rpe_value(struct xe_guc_pc *pc) > else > reg = xe_mmio_read32(>->mmio, MTL_GT_RPE_FREQUENCY); > > - pc->rpe_freq = decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); > + return decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); > } > > static void tgl_update_rpa_value(struct xe_guc_pc *pc) > @@ -409,24 +409,22 @@ static void tgl_update_rpa_value(struct xe_guc_pc *pc) > } > } > > -static void tgl_update_rpe_value(struct xe_guc_pc *pc) > +static u32 pvc_get_rpe_freq(struct xe_guc_pc *pc) > { > struct xe_gt *gt = pc_to_gt(pc); > - struct xe_device *xe = gt_to_xe(gt); > u32 reg; > > - /* > - * For PVC we still need to use fused RP1 as the approximation for RPe > - * For other platforms than PVC we get the resolved RPe directly from > - * PCODE at a different register > - */ > - if (xe->info.platform == XE_PVC) { > - reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); > - pc->rpe_freq = REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > - } else { > - reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); > - pc->rpe_freq = REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > - } > + reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); > + return REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > +} > + > +static u32 tgl_get_rpe_freq(struct xe_guc_pc *pc) > +{ > + struct xe_gt *gt = pc_to_gt(pc); > + u32 reg; > + > + reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); > + return REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > } > > static void pc_update_rp_values(struct xe_guc_pc *pc) > @@ -434,20 +432,10 @@ static void pc_update_rp_values(struct xe_guc_pc *pc) > struct xe_gt *gt = pc_to_gt(pc); > struct xe_device *xe = gt_to_xe(gt); > > - if (GRAPHICS_VERx100(xe) >= 1270) { > + if (GRAPHICS_VERx100(xe) >= 1270) > mtl_update_rpa_value(pc); > - mtl_update_rpe_value(pc); > - } else { > + else > tgl_update_rpa_value(pc); > - tgl_update_rpe_value(pc); > - } > - > - /* > - * RPe is decided at runtime by PCODE. In the rare case where that's > - * smaller than the fused min, we will trust the PCODE and use that > - * as our minimum one. > - */ > - pc->rpn_freq = min(pc->rpn_freq, pc->rpe_freq); > } > > /** > @@ -561,9 +549,23 @@ u32 xe_guc_pc_get_rpa_freq(struct xe_guc_pc *pc) > */ > u32 xe_guc_pc_get_rpe_freq(struct xe_guc_pc *pc) > { > - pc_update_rp_values(pc); > + struct xe_gt *gt = pc_to_gt(pc); > + struct xe_device *xe = gt_to_xe(gt); > + u32 freq; > > - return pc->rpe_freq; > + /* > + * For PVC we still need to use fused RP1 as the approximation for RPe > + * For other platforms than PVC we get the resolved RPe directly from > + * PCODE at a different register > + */ > + if (GRAPHICS_VERx100(xe) == 1260) > + freq = pvc_get_rpe_freq(pc); > + else if (GRAPHICS_VERx100(xe) >= 1270) > + freq = mtl_get_rpe_freq(pc); > + else > + freq = tgl_get_rpe_freq(pc); > + > + return freq; > } > > /** > @@ -1022,7 +1024,7 @@ static int pc_set_mert_freq_cap(struct xe_guc_pc *pc) > /* > * Ensure min and max are bound by MERT_FREQ_CAP until driver loads. > */ > - ret = pc_set_min_freq(pc, min(pc->rpe_freq, pc_max_freq_cap(pc))); > + ret = pc_set_min_freq(pc, min(xe_guc_pc_get_rpe_freq(pc), pc_max_freq_cap(pc))); > if (!ret) > ret = pc_set_max_freq(pc, min(pc->rp0_freq, pc_max_freq_cap(pc))); > > @@ -1340,7 +1342,7 @@ static void xe_guc_pc_fini_hw(void *arg) > XE_WARN_ON(xe_guc_pc_stop(pc)); > > /* Bind requested freq to mert_freq_cap before unload */ > - pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), pc->rpe_freq)); > + pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), xe_guc_pc_get_rpe_freq(pc))); > > xe_force_wake_put(gt_to_fw(pc_to_gt(pc)), fw_ref); > } > diff --git a/drivers/gpu/drm/xe/xe_guc_pc_types.h b/drivers/gpu/drm/xe/xe_guc_pc_types.h > index 5e4ea53fbee6..f27c05d81706 100644 > --- a/drivers/gpu/drm/xe/xe_guc_pc_types.h > +++ b/drivers/gpu/drm/xe/xe_guc_pc_types.h > @@ -21,8 +21,6 @@ struct xe_guc_pc { > u32 rp0_freq; > /** @rpa_freq: HW RPa frequency - The Achievable one */ > u32 rpa_freq; > - /** @rpe_freq: HW RPe frequency - The Efficient one */ > - u32 rpe_freq; > /** @rpn_freq: HW RPN frequency - The Minimum one */ > u32 rpn_freq; > /** @user_requested_min: Stash the minimum requested freq by user */ > -- > 2.43.0 > ^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling 2025-11-08 3:23 ` Rodrigo Vivi @ 2025-11-10 9:46 ` Anirban, Sk 0 siblings, 0 replies; 11+ messages in thread From: Anirban, Sk @ 2025-11-10 9:46 UTC (permalink / raw) To: Rodrigo Vivi Cc: intel-xe, anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar Hi, On 08-11-2025 08:53, Rodrigo Vivi wrote: > On Wed, Nov 05, 2025 at 01:27:37AM +0530, Sk Anirban wrote: >> RPe is runtime-determined by PCODE and caching it caused stale values, >> leading to incorrect GuC SLPC parameter settings. >> Drop the cached rpe_freq field and query fresh values from hardware >> on each use to ensure GuC SLPC parameters reflect current RPe. >> >> v2: Remove cached RPe frequency field (Rodrigo) >> v3: Remove extra variable (Vinay) >> Modify function name (Vinay) >> v4: Maintain a separate function for PVC (Rodrigo) >> v5: Avoid RPn update while fetching RPe frequency (Rodrigo) > dang, now I regret on having asked that... I'm not trusting on the > CI results any longer. > > Did you run this full xe_gt_freq tests in your machine? > I forgot the machine that made us to introduce this rpn hack... I can revert those changes, but since RPn is fused and won’t change—as Vinay also confirmed—I considered removing it entirely. I ran over 500 iterations on LNL, and all passed successfully for the specific test. Thanks, Anirban > >> Closes: https://gitlab.freedesktop.org/drm/xe/kernel/-/issues/5166 >> Signed-off-by: Sk Anirban <sk.anirban@intel.com> >> --- >> drivers/gpu/drm/xe/xe_guc_pc.c | 68 ++++++++++++++-------------- >> drivers/gpu/drm/xe/xe_guc_pc_types.h | 2 - >> 2 files changed, 35 insertions(+), 35 deletions(-) >> >> diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c >> index ff22235857f8..efa9318c4587 100644 >> --- a/drivers/gpu/drm/xe/xe_guc_pc.c >> +++ b/drivers/gpu/drm/xe/xe_guc_pc.c >> @@ -331,7 +331,7 @@ static int pc_set_min_freq(struct xe_guc_pc *pc, u32 freq) >> * Our goal is to have the admin choices respected. >> */ >> pc_action_set_param(pc, SLPC_PARAM_IGNORE_EFFICIENT_FREQUENCY, >> - freq < pc->rpe_freq); >> + freq < xe_guc_pc_get_rpe_freq(pc)); >> >> return pc_action_set_param(pc, >> SLPC_PARAM_GLOBAL_MIN_GT_UNSLICE_FREQ_MHZ, >> @@ -376,7 +376,7 @@ static void mtl_update_rpa_value(struct xe_guc_pc *pc) >> pc->rpa_freq = decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); >> } >> >> -static void mtl_update_rpe_value(struct xe_guc_pc *pc) >> +static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) >> { >> struct xe_gt *gt = pc_to_gt(pc); >> u32 reg; >> @@ -386,7 +386,7 @@ static void mtl_update_rpe_value(struct xe_guc_pc *pc) >> else >> reg = xe_mmio_read32(>->mmio, MTL_GT_RPE_FREQUENCY); >> >> - pc->rpe_freq = decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); >> + return decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); >> } >> >> static void tgl_update_rpa_value(struct xe_guc_pc *pc) >> @@ -409,24 +409,22 @@ static void tgl_update_rpa_value(struct xe_guc_pc *pc) >> } >> } >> >> -static void tgl_update_rpe_value(struct xe_guc_pc *pc) >> +static u32 pvc_get_rpe_freq(struct xe_guc_pc *pc) >> { >> struct xe_gt *gt = pc_to_gt(pc); >> - struct xe_device *xe = gt_to_xe(gt); >> u32 reg; >> >> - /* >> - * For PVC we still need to use fused RP1 as the approximation for RPe >> - * For other platforms than PVC we get the resolved RPe directly from >> - * PCODE at a different register >> - */ >> - if (xe->info.platform == XE_PVC) { >> - reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); >> - pc->rpe_freq = REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; >> - } else { >> - reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); >> - pc->rpe_freq = REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; >> - } >> + reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); >> + return REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; >> +} >> + >> +static u32 tgl_get_rpe_freq(struct xe_guc_pc *pc) >> +{ >> + struct xe_gt *gt = pc_to_gt(pc); >> + u32 reg; >> + >> + reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); >> + return REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; >> } >> >> static void pc_update_rp_values(struct xe_guc_pc *pc) >> @@ -434,20 +432,10 @@ static void pc_update_rp_values(struct xe_guc_pc *pc) >> struct xe_gt *gt = pc_to_gt(pc); >> struct xe_device *xe = gt_to_xe(gt); >> >> - if (GRAPHICS_VERx100(xe) >= 1270) { >> + if (GRAPHICS_VERx100(xe) >= 1270) >> mtl_update_rpa_value(pc); >> - mtl_update_rpe_value(pc); >> - } else { >> + else >> tgl_update_rpa_value(pc); >> - tgl_update_rpe_value(pc); >> - } >> - >> - /* >> - * RPe is decided at runtime by PCODE. In the rare case where that's >> - * smaller than the fused min, we will trust the PCODE and use that >> - * as our minimum one. >> - */ >> - pc->rpn_freq = min(pc->rpn_freq, pc->rpe_freq); >> } >> >> /** >> @@ -561,9 +549,23 @@ u32 xe_guc_pc_get_rpa_freq(struct xe_guc_pc *pc) >> */ >> u32 xe_guc_pc_get_rpe_freq(struct xe_guc_pc *pc) >> { >> - pc_update_rp_values(pc); >> + struct xe_gt *gt = pc_to_gt(pc); >> + struct xe_device *xe = gt_to_xe(gt); >> + u32 freq; >> >> - return pc->rpe_freq; >> + /* >> + * For PVC we still need to use fused RP1 as the approximation for RPe >> + * For other platforms than PVC we get the resolved RPe directly from >> + * PCODE at a different register >> + */ >> + if (GRAPHICS_VERx100(xe) == 1260) >> + freq = pvc_get_rpe_freq(pc); >> + else if (GRAPHICS_VERx100(xe) >= 1270) >> + freq = mtl_get_rpe_freq(pc); >> + else >> + freq = tgl_get_rpe_freq(pc); >> + >> + return freq; >> } >> >> /** >> @@ -1022,7 +1024,7 @@ static int pc_set_mert_freq_cap(struct xe_guc_pc *pc) >> /* >> * Ensure min and max are bound by MERT_FREQ_CAP until driver loads. >> */ >> - ret = pc_set_min_freq(pc, min(pc->rpe_freq, pc_max_freq_cap(pc))); >> + ret = pc_set_min_freq(pc, min(xe_guc_pc_get_rpe_freq(pc), pc_max_freq_cap(pc))); >> if (!ret) >> ret = pc_set_max_freq(pc, min(pc->rp0_freq, pc_max_freq_cap(pc))); >> >> @@ -1340,7 +1342,7 @@ static void xe_guc_pc_fini_hw(void *arg) >> XE_WARN_ON(xe_guc_pc_stop(pc)); >> >> /* Bind requested freq to mert_freq_cap before unload */ >> - pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), pc->rpe_freq)); >> + pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), xe_guc_pc_get_rpe_freq(pc))); >> >> xe_force_wake_put(gt_to_fw(pc_to_gt(pc)), fw_ref); >> } >> diff --git a/drivers/gpu/drm/xe/xe_guc_pc_types.h b/drivers/gpu/drm/xe/xe_guc_pc_types.h >> index 5e4ea53fbee6..f27c05d81706 100644 >> --- a/drivers/gpu/drm/xe/xe_guc_pc_types.h >> +++ b/drivers/gpu/drm/xe/xe_guc_pc_types.h >> @@ -21,8 +21,6 @@ struct xe_guc_pc { >> u32 rp0_freq; >> /** @rpa_freq: HW RPa frequency - The Achievable one */ >> u32 rpa_freq; >> - /** @rpe_freq: HW RPe frequency - The Efficient one */ >> - u32 rpe_freq; >> /** @rpn_freq: HW RPN frequency - The Minimum one */ >> u32 rpn_freq; >> /** @user_requested_min: Stash the minimum requested freq by user */ >> -- >> 2.43.0 >> ^ permalink raw reply [flat|nested] 11+ messages in thread
* [PATCH v6 2/2] drm/xe/guc: Eliminate RPa frequency caching 2025-11-04 19:57 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban 2025-11-04 19:57 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban @ 2025-11-04 19:57 ` Sk Anirban 2025-11-08 3:21 ` Rodrigo Vivi 2025-11-05 2:51 ` ✓ CI.KUnit: success for drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) Patchwork ` (2 subsequent siblings) 4 siblings, 1 reply; 11+ messages in thread From: Sk Anirban @ 2025-11-04 19:57 UTC (permalink / raw) To: intel-xe Cc: anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar, rodrigo.vivi, Sk Anirban Remove the cached pc->rpa_freq field and refactor RPA frequency handling to fetch values directly from hardware registers on each request. v2: Check graphics version instead of platform (Rodrigo) v3: Fix graphics version check (Badal) Suggested-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Suggested-by: Badal Nilawar <badal.nilawar@intel.com> Signed-off-by: Sk Anirban <sk.anirban@intel.com> --- drivers/gpu/drm/xe/xe_guc_pc.c | 55 +++++++++++++--------------- drivers/gpu/drm/xe/xe_guc_pc_types.h | 2 - 2 files changed, 26 insertions(+), 31 deletions(-) diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c index efa9318c4587..ea9925cdc107 100644 --- a/drivers/gpu/drm/xe/xe_guc_pc.c +++ b/drivers/gpu/drm/xe/xe_guc_pc.c @@ -363,7 +363,7 @@ static int pc_set_max_freq(struct xe_guc_pc *pc, u32 freq) freq); } -static void mtl_update_rpa_value(struct xe_guc_pc *pc) +static u32 mtl_get_rpa_freq(struct xe_guc_pc *pc) { struct xe_gt *gt = pc_to_gt(pc); u32 reg; @@ -373,7 +373,7 @@ static void mtl_update_rpa_value(struct xe_guc_pc *pc) else reg = xe_mmio_read32(>->mmio, MTL_GT_RPA_FREQUENCY); - pc->rpa_freq = decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); + return decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); } static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) @@ -389,24 +389,28 @@ static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) return decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); } -static void tgl_update_rpa_value(struct xe_guc_pc *pc) +static u32 pvc_get_rpa_freq(struct xe_guc_pc *pc) { - struct xe_gt *gt = pc_to_gt(pc); - struct xe_device *xe = gt_to_xe(gt); - u32 reg; - /* * For PVC we still need to use fused RP0 as the approximation for RPa * For other platforms than PVC we get the resolved RPa directly from * PCODE at a different register */ - if (xe->info.platform == XE_PVC) { - reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); - pc->rpa_freq = REG_FIELD_GET(RP0_MASK, reg) * GT_FREQUENCY_MULTIPLIER; - } else { - reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); - pc->rpa_freq = REG_FIELD_GET(RPA_MASK, reg) * GT_FREQUENCY_MULTIPLIER; - } + + struct xe_gt *gt = pc_to_gt(pc); + u32 reg; + + reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); + return REG_FIELD_GET(RP0_MASK, reg) * GT_FREQUENCY_MULTIPLIER; +} + +static u32 tgl_get_rpa_freq(struct xe_guc_pc *pc) +{ + struct xe_gt *gt = pc_to_gt(pc); + u32 reg; + + reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); + return REG_FIELD_GET(RPA_MASK, reg) * GT_FREQUENCY_MULTIPLIER; } static u32 pvc_get_rpe_freq(struct xe_guc_pc *pc) @@ -427,17 +431,6 @@ static u32 tgl_get_rpe_freq(struct xe_guc_pc *pc) return REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; } -static void pc_update_rp_values(struct xe_guc_pc *pc) -{ - struct xe_gt *gt = pc_to_gt(pc); - struct xe_device *xe = gt_to_xe(gt); - - if (GRAPHICS_VERx100(xe) >= 1270) - mtl_update_rpa_value(pc); - else - tgl_update_rpa_value(pc); -} - /** * xe_guc_pc_get_act_freq - Get Actual running frequency * @pc: The GuC PC @@ -536,9 +529,15 @@ u32 xe_guc_pc_get_rp0_freq(struct xe_guc_pc *pc) */ u32 xe_guc_pc_get_rpa_freq(struct xe_guc_pc *pc) { - pc_update_rp_values(pc); + struct xe_gt *gt = pc_to_gt(pc); + struct xe_device *xe = gt_to_xe(gt); - return pc->rpa_freq; + if (GRAPHICS_VERx100(xe) == 1260) + return pvc_get_rpa_freq(pc); + else if (GRAPHICS_VERx100(xe) >= 1270) + return mtl_get_rpa_freq(pc); + else + return tgl_get_rpa_freq(pc); } /** @@ -1135,8 +1134,6 @@ static int pc_init_freqs(struct xe_guc_pc *pc) if (ret) goto out; - pc_update_rp_values(pc); - pc_init_pcode_freq(pc); /* diff --git a/drivers/gpu/drm/xe/xe_guc_pc_types.h b/drivers/gpu/drm/xe/xe_guc_pc_types.h index f27c05d81706..711bbcdcb0d3 100644 --- a/drivers/gpu/drm/xe/xe_guc_pc_types.h +++ b/drivers/gpu/drm/xe/xe_guc_pc_types.h @@ -19,8 +19,6 @@ struct xe_guc_pc { atomic_t flush_freq_limit; /** @rp0_freq: HW RP0 frequency - The Maximum one */ u32 rp0_freq; - /** @rpa_freq: HW RPa frequency - The Achievable one */ - u32 rpa_freq; /** @rpn_freq: HW RPN frequency - The Minimum one */ u32 rpn_freq; /** @user_requested_min: Stash the minimum requested freq by user */ -- 2.43.0 ^ permalink raw reply related [flat|nested] 11+ messages in thread
* Re: [PATCH v6 2/2] drm/xe/guc: Eliminate RPa frequency caching 2025-11-04 19:57 ` [PATCH v6 2/2] drm/xe/guc: Eliminate RPa frequency caching Sk Anirban @ 2025-11-08 3:21 ` Rodrigo Vivi 0 siblings, 0 replies; 11+ messages in thread From: Rodrigo Vivi @ 2025-11-08 3:21 UTC (permalink / raw) To: Sk Anirban Cc: intel-xe, anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar On Wed, Nov 05, 2025 at 01:27:38AM +0530, Sk Anirban wrote: > Remove the cached pc->rpa_freq field and refactor RPA frequency handling > to fetch values directly from hardware registers on each request. > > v2: Check graphics version instead of platform (Rodrigo) > v3: Fix graphics version check (Badal) > > Suggested-by: Rodrigo Vivi <rodrigo.vivi@intel.com> > Suggested-by: Badal Nilawar <badal.nilawar@intel.com> > Signed-off-by: Sk Anirban <sk.anirban@intel.com> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> > --- > drivers/gpu/drm/xe/xe_guc_pc.c | 55 +++++++++++++--------------- > drivers/gpu/drm/xe/xe_guc_pc_types.h | 2 - > 2 files changed, 26 insertions(+), 31 deletions(-) > > diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c > index efa9318c4587..ea9925cdc107 100644 > --- a/drivers/gpu/drm/xe/xe_guc_pc.c > +++ b/drivers/gpu/drm/xe/xe_guc_pc.c > @@ -363,7 +363,7 @@ static int pc_set_max_freq(struct xe_guc_pc *pc, u32 freq) > freq); > } > > -static void mtl_update_rpa_value(struct xe_guc_pc *pc) > +static u32 mtl_get_rpa_freq(struct xe_guc_pc *pc) > { > struct xe_gt *gt = pc_to_gt(pc); > u32 reg; > @@ -373,7 +373,7 @@ static void mtl_update_rpa_value(struct xe_guc_pc *pc) > else > reg = xe_mmio_read32(>->mmio, MTL_GT_RPA_FREQUENCY); > > - pc->rpa_freq = decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); > + return decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); > } > > static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) > @@ -389,24 +389,28 @@ static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) > return decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); > } > > -static void tgl_update_rpa_value(struct xe_guc_pc *pc) > +static u32 pvc_get_rpa_freq(struct xe_guc_pc *pc) > { > - struct xe_gt *gt = pc_to_gt(pc); > - struct xe_device *xe = gt_to_xe(gt); > - u32 reg; > - > /* > * For PVC we still need to use fused RP0 as the approximation for RPa > * For other platforms than PVC we get the resolved RPa directly from > * PCODE at a different register > */ > - if (xe->info.platform == XE_PVC) { > - reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); > - pc->rpa_freq = REG_FIELD_GET(RP0_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > - } else { > - reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); > - pc->rpa_freq = REG_FIELD_GET(RPA_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > - } > + > + struct xe_gt *gt = pc_to_gt(pc); > + u32 reg; > + > + reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); > + return REG_FIELD_GET(RP0_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > +} > + > +static u32 tgl_get_rpa_freq(struct xe_guc_pc *pc) > +{ > + struct xe_gt *gt = pc_to_gt(pc); > + u32 reg; > + > + reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); > + return REG_FIELD_GET(RPA_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > } > > static u32 pvc_get_rpe_freq(struct xe_guc_pc *pc) > @@ -427,17 +431,6 @@ static u32 tgl_get_rpe_freq(struct xe_guc_pc *pc) > return REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; > } > > -static void pc_update_rp_values(struct xe_guc_pc *pc) > -{ > - struct xe_gt *gt = pc_to_gt(pc); > - struct xe_device *xe = gt_to_xe(gt); > - > - if (GRAPHICS_VERx100(xe) >= 1270) > - mtl_update_rpa_value(pc); > - else > - tgl_update_rpa_value(pc); > -} > - > /** > * xe_guc_pc_get_act_freq - Get Actual running frequency > * @pc: The GuC PC > @@ -536,9 +529,15 @@ u32 xe_guc_pc_get_rp0_freq(struct xe_guc_pc *pc) > */ > u32 xe_guc_pc_get_rpa_freq(struct xe_guc_pc *pc) > { > - pc_update_rp_values(pc); > + struct xe_gt *gt = pc_to_gt(pc); > + struct xe_device *xe = gt_to_xe(gt); > > - return pc->rpa_freq; > + if (GRAPHICS_VERx100(xe) == 1260) > + return pvc_get_rpa_freq(pc); > + else if (GRAPHICS_VERx100(xe) >= 1270) > + return mtl_get_rpa_freq(pc); > + else > + return tgl_get_rpa_freq(pc); > } > > /** > @@ -1135,8 +1134,6 @@ static int pc_init_freqs(struct xe_guc_pc *pc) > if (ret) > goto out; > > - pc_update_rp_values(pc); > - > pc_init_pcode_freq(pc); > > /* > diff --git a/drivers/gpu/drm/xe/xe_guc_pc_types.h b/drivers/gpu/drm/xe/xe_guc_pc_types.h > index f27c05d81706..711bbcdcb0d3 100644 > --- a/drivers/gpu/drm/xe/xe_guc_pc_types.h > +++ b/drivers/gpu/drm/xe/xe_guc_pc_types.h > @@ -19,8 +19,6 @@ struct xe_guc_pc { > atomic_t flush_freq_limit; > /** @rp0_freq: HW RP0 frequency - The Maximum one */ > u32 rp0_freq; > - /** @rpa_freq: HW RPa frequency - The Achievable one */ > - u32 rpa_freq; > /** @rpn_freq: HW RPN frequency - The Minimum one */ > u32 rpn_freq; > /** @user_requested_min: Stash the minimum requested freq by user */ > -- > 2.43.0 > ^ permalink raw reply [flat|nested] 11+ messages in thread
* ✓ CI.KUnit: success for drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) 2025-11-04 19:57 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban 2025-11-04 19:57 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban 2025-11-04 19:57 ` [PATCH v6 2/2] drm/xe/guc: Eliminate RPa frequency caching Sk Anirban @ 2025-11-05 2:51 ` Patchwork 2025-11-05 3:54 ` ✓ Xe.CI.BAT: " Patchwork 2025-11-05 9:46 ` ✓ Xe.CI.Full: " Patchwork 4 siblings, 0 replies; 11+ messages in thread From: Patchwork @ 2025-11-05 2:51 UTC (permalink / raw) To: Anirban, Sk; +Cc: intel-xe == Series Details == Series: drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) URL : https://patchwork.freedesktop.org/series/156738/ State : success == Summary == + trap cleanup EXIT + /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig [02:50:14] Configuring KUnit Kernel ... Generating .config ... Populating config with: $ make ARCH=um O=.kunit olddefconfig [02:50:18] Building KUnit Kernel ... Populating config with: $ make ARCH=um O=.kunit olddefconfig Building with: $ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48 [02:50:48] Starting KUnit Kernel (1/1)... [02:50:48] ============================================================ Running tests with: $ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt [02:50:49] ================== guc_buf (11 subtests) =================== [02:50:49] [PASSED] test_smallest [02:50:49] [PASSED] test_largest [02:50:49] [PASSED] test_granular [02:50:49] [PASSED] test_unique [02:50:49] [PASSED] test_overlap [02:50:49] [PASSED] test_reusable [02:50:49] [PASSED] test_too_big [02:50:49] [PASSED] test_flush [02:50:49] [PASSED] test_lookup [02:50:49] [PASSED] test_data [02:50:49] [PASSED] test_class [02:50:49] ===================== [PASSED] guc_buf ===================== [02:50:49] =================== guc_dbm (7 subtests) =================== [02:50:49] [PASSED] test_empty [02:50:49] [PASSED] test_default [02:50:49] ======================== test_size ======================== [02:50:49] [PASSED] 4 [02:50:49] [PASSED] 8 [02:50:49] [PASSED] 32 [02:50:49] [PASSED] 256 [02:50:49] ==================== [PASSED] test_size ==================== [02:50:49] ======================= test_reuse ======================== [02:50:49] [PASSED] 4 [02:50:49] [PASSED] 8 [02:50:49] [PASSED] 32 [02:50:49] [PASSED] 256 [02:50:49] =================== [PASSED] test_reuse ==================== [02:50:49] =================== test_range_overlap ==================== [02:50:49] [PASSED] 4 [02:50:49] [PASSED] 8 [02:50:49] [PASSED] 32 [02:50:49] [PASSED] 256 [02:50:49] =============== [PASSED] test_range_overlap ================ [02:50:49] =================== test_range_compact ==================== [02:50:49] [PASSED] 4 [02:50:49] [PASSED] 8 [02:50:49] [PASSED] 32 [02:50:49] [PASSED] 256 [02:50:49] =============== [PASSED] test_range_compact ================ [02:50:49] ==================== test_range_spare ===================== [02:50:49] [PASSED] 4 [02:50:49] [PASSED] 8 [02:50:49] [PASSED] 32 [02:50:49] [PASSED] 256 [02:50:49] ================ [PASSED] test_range_spare ================= [02:50:49] ===================== [PASSED] guc_dbm ===================== [02:50:49] =================== guc_idm (6 subtests) =================== [02:50:49] [PASSED] bad_init [02:50:49] [PASSED] no_init [02:50:49] [PASSED] init_fini [02:50:49] [PASSED] check_used [02:50:49] [PASSED] check_quota [02:50:49] [PASSED] check_all [02:50:49] ===================== [PASSED] guc_idm ===================== [02:50:49] ================== no_relay (3 subtests) =================== [02:50:49] [PASSED] xe_drops_guc2pf_if_not_ready [02:50:49] [PASSED] xe_drops_guc2vf_if_not_ready [02:50:49] [PASSED] xe_rejects_send_if_not_ready [02:50:49] ==================== [PASSED] no_relay ===================== [02:50:49] ================== pf_relay (14 subtests) ================== [02:50:49] [PASSED] pf_rejects_guc2pf_too_short [02:50:49] [PASSED] pf_rejects_guc2pf_too_long [02:50:49] [PASSED] pf_rejects_guc2pf_no_payload [02:50:49] [PASSED] pf_fails_no_payload [02:50:49] [PASSED] pf_fails_bad_origin [02:50:49] [PASSED] pf_fails_bad_type [02:50:49] [PASSED] pf_txn_reports_error [02:50:49] [PASSED] pf_txn_sends_pf2guc [02:50:49] [PASSED] pf_sends_pf2guc [02:50:49] [SKIPPED] pf_loopback_nop [02:50:49] [SKIPPED] pf_loopback_echo [02:50:49] [SKIPPED] pf_loopback_fail [02:50:49] [SKIPPED] pf_loopback_busy [02:50:49] [SKIPPED] pf_loopback_retry [02:50:49] ==================== [PASSED] pf_relay ===================== [02:50:49] ================== vf_relay (3 subtests) =================== [02:50:49] [PASSED] vf_rejects_guc2vf_too_short [02:50:49] [PASSED] vf_rejects_guc2vf_too_long [02:50:49] [PASSED] vf_rejects_guc2vf_no_payload [02:50:49] ==================== [PASSED] vf_relay ===================== [02:50:49] ===================== lmtt (1 subtest) ===================== [02:50:49] ======================== test_ops ========================= [02:50:49] [PASSED] 2-level [02:50:49] [PASSED] multi-level [02:50:49] ==================== [PASSED] test_ops ===================== [02:50:49] ====================== [PASSED] lmtt ======================= [02:50:49] ================= pf_service (11 subtests) ================= [02:50:49] [PASSED] pf_negotiate_any [02:50:49] [PASSED] pf_negotiate_base_match [02:50:49] [PASSED] pf_negotiate_base_newer [02:50:49] [PASSED] pf_negotiate_base_next [02:50:49] [SKIPPED] pf_negotiate_base_older [02:50:49] [PASSED] pf_negotiate_base_prev [02:50:49] [PASSED] pf_negotiate_latest_match [02:50:49] [PASSED] pf_negotiate_latest_newer [02:50:49] [PASSED] pf_negotiate_latest_next [02:50:49] [SKIPPED] pf_negotiate_latest_older [02:50:49] [SKIPPED] pf_negotiate_latest_prev [02:50:49] =================== [PASSED] pf_service ==================== [02:50:49] ================= xe_guc_g2g (2 subtests) ================== [02:50:49] ============== xe_live_guc_g2g_kunit_default ============== [02:50:49] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ========== [02:50:49] ============== xe_live_guc_g2g_kunit_allmem =============== [02:50:49] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ========== [02:50:49] =================== [SKIPPED] xe_guc_g2g =================== [02:50:49] =================== xe_mocs (2 subtests) =================== [02:50:49] ================ xe_live_mocs_kernel_kunit ================ [02:50:49] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============ [02:50:49] ================ xe_live_mocs_reset_kunit ================= [02:50:49] ============ [SKIPPED] xe_live_mocs_reset_kunit ============ [02:50:49] ==================== [SKIPPED] xe_mocs ===================== [02:50:49] ================= xe_migrate (2 subtests) ================== [02:50:49] ================= xe_migrate_sanity_kunit ================= [02:50:49] ============ [SKIPPED] xe_migrate_sanity_kunit ============= [02:50:49] ================== xe_validate_ccs_kunit ================== [02:50:49] ============= [SKIPPED] xe_validate_ccs_kunit ============== [02:50:49] =================== [SKIPPED] xe_migrate =================== [02:50:49] ================== xe_dma_buf (1 subtest) ================== [02:50:49] ==================== xe_dma_buf_kunit ===================== [02:50:49] ================ [SKIPPED] xe_dma_buf_kunit ================ [02:50:49] =================== [SKIPPED] xe_dma_buf =================== [02:50:49] ================= xe_bo_shrink (1 subtest) ================= [02:50:49] =================== xe_bo_shrink_kunit ==================== [02:50:49] =============== [SKIPPED] xe_bo_shrink_kunit =============== [02:50:49] ================== [SKIPPED] xe_bo_shrink ================== [02:50:49] ==================== xe_bo (2 subtests) ==================== [02:50:49] ================== xe_ccs_migrate_kunit =================== [02:50:49] ============== [SKIPPED] xe_ccs_migrate_kunit ============== [02:50:49] ==================== xe_bo_evict_kunit ==================== [02:50:49] =============== [SKIPPED] xe_bo_evict_kunit ================ [02:50:49] ===================== [SKIPPED] xe_bo ====================== [02:50:49] ==================== args (11 subtests) ==================== [02:50:49] [PASSED] count_args_test [02:50:49] [PASSED] call_args_example [02:50:49] [PASSED] call_args_test [02:50:49] [PASSED] drop_first_arg_example [02:50:49] [PASSED] drop_first_arg_test [02:50:49] [PASSED] first_arg_example [02:50:49] [PASSED] first_arg_test [02:50:49] [PASSED] last_arg_example [02:50:49] [PASSED] last_arg_test [02:50:49] [PASSED] pick_arg_example [02:50:49] [PASSED] sep_comma_example [02:50:49] ====================== [PASSED] args ======================= [02:50:49] =================== xe_pci (3 subtests) ==================== [02:50:49] ==================== check_graphics_ip ==================== [02:50:49] [PASSED] 12.00 Xe_LP [02:50:49] [PASSED] 12.10 Xe_LP+ [02:50:49] [PASSED] 12.55 Xe_HPG [02:50:49] [PASSED] 12.60 Xe_HPC [02:50:49] [PASSED] 12.70 Xe_LPG [02:50:49] [PASSED] 12.71 Xe_LPG [02:50:49] [PASSED] 12.74 Xe_LPG+ [02:50:49] [PASSED] 20.01 Xe2_HPG [02:50:49] [PASSED] 20.02 Xe2_HPG [02:50:49] [PASSED] 20.04 Xe2_LPG [02:50:49] [PASSED] 30.00 Xe3_LPG [02:50:49] [PASSED] 30.01 Xe3_LPG [02:50:49] [PASSED] 30.03 Xe3_LPG [02:50:49] [PASSED] 30.04 Xe3_LPG [02:50:49] [PASSED] 30.05 Xe3_LPG [02:50:49] [PASSED] 35.11 Xe3p_XPC [02:50:49] ================ [PASSED] check_graphics_ip ================ [02:50:49] ===================== check_media_ip ====================== [02:50:49] [PASSED] 12.00 Xe_M [02:50:49] [PASSED] 12.55 Xe_HPM [02:50:49] [PASSED] 13.00 Xe_LPM+ [02:50:49] [PASSED] 13.01 Xe2_HPM [02:50:49] [PASSED] 20.00 Xe2_LPM [02:50:49] [PASSED] 30.00 Xe3_LPM [02:50:49] [PASSED] 30.02 Xe3_LPM [02:50:49] [PASSED] 35.00 Xe3p_LPM [02:50:49] [PASSED] 35.03 Xe3p_HPM [02:50:49] ================= [PASSED] check_media_ip ================== [02:50:49] =================== check_platform_desc =================== [02:50:49] [PASSED] 0x9A60 (TIGERLAKE) [02:50:49] [PASSED] 0x9A68 (TIGERLAKE) [02:50:49] [PASSED] 0x9A70 (TIGERLAKE) [02:50:49] [PASSED] 0x9A40 (TIGERLAKE) [02:50:49] [PASSED] 0x9A49 (TIGERLAKE) [02:50:49] [PASSED] 0x9A59 (TIGERLAKE) [02:50:49] [PASSED] 0x9A78 (TIGERLAKE) [02:50:49] [PASSED] 0x9AC0 (TIGERLAKE) [02:50:49] [PASSED] 0x9AC9 (TIGERLAKE) [02:50:49] [PASSED] 0x9AD9 (TIGERLAKE) [02:50:49] [PASSED] 0x9AF8 (TIGERLAKE) [02:50:49] [PASSED] 0x4C80 (ROCKETLAKE) [02:50:49] [PASSED] 0x4C8A (ROCKETLAKE) [02:50:49] [PASSED] 0x4C8B (ROCKETLAKE) [02:50:49] [PASSED] 0x4C8C (ROCKETLAKE) [02:50:49] [PASSED] 0x4C90 (ROCKETLAKE) [02:50:49] [PASSED] 0x4C9A (ROCKETLAKE) [02:50:49] [PASSED] 0x4680 (ALDERLAKE_S) [02:50:49] [PASSED] 0x4682 (ALDERLAKE_S) [02:50:49] [PASSED] 0x4688 (ALDERLAKE_S) [02:50:49] [PASSED] 0x468A (ALDERLAKE_S) [02:50:49] [PASSED] 0x468B (ALDERLAKE_S) [02:50:49] [PASSED] 0x4690 (ALDERLAKE_S) [02:50:49] [PASSED] 0x4692 (ALDERLAKE_S) [02:50:49] [PASSED] 0x4693 (ALDERLAKE_S) [02:50:49] [PASSED] 0x46A0 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46A1 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46A2 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46A3 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46A6 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46A8 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46AA (ALDERLAKE_P) [02:50:49] [PASSED] 0x462A (ALDERLAKE_P) [02:50:49] [PASSED] 0x4626 (ALDERLAKE_P) [02:50:49] [PASSED] 0x4628 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46B0 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46B1 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46B2 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46B3 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46C0 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46C1 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46C2 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46C3 (ALDERLAKE_P) [02:50:49] [PASSED] 0x46D0 (ALDERLAKE_N) [02:50:49] [PASSED] 0x46D1 (ALDERLAKE_N) [02:50:49] [PASSED] 0x46D2 (ALDERLAKE_N) [02:50:49] [PASSED] 0x46D3 (ALDERLAKE_N) [02:50:49] [PASSED] 0x46D4 (ALDERLAKE_N) [02:50:49] [PASSED] 0xA721 (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7A1 (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7A9 (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7AC (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7AD (ALDERLAKE_P) [02:50:49] [PASSED] 0xA720 (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7A0 (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7A8 (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7AA (ALDERLAKE_P) [02:50:49] [PASSED] 0xA7AB (ALDERLAKE_P) [02:50:49] [PASSED] 0xA780 (ALDERLAKE_S) [02:50:49] [PASSED] 0xA781 (ALDERLAKE_S) [02:50:49] [PASSED] 0xA782 (ALDERLAKE_S) [02:50:49] [PASSED] 0xA783 (ALDERLAKE_S) [02:50:49] [PASSED] 0xA788 (ALDERLAKE_S) [02:50:49] [PASSED] 0xA789 (ALDERLAKE_S) [02:50:49] [PASSED] 0xA78A (ALDERLAKE_S) [02:50:49] [PASSED] 0xA78B (ALDERLAKE_S) [02:50:49] [PASSED] 0x4905 (DG1) [02:50:49] [PASSED] 0x4906 (DG1) [02:50:49] [PASSED] 0x4907 (DG1) [02:50:49] [PASSED] 0x4908 (DG1) [02:50:49] [PASSED] 0x4909 (DG1) [02:50:49] [PASSED] 0x56C0 (DG2) [02:50:49] [PASSED] 0x56C2 (DG2) [02:50:49] [PASSED] 0x56C1 (DG2) [02:50:49] [PASSED] 0x7D51 (METEORLAKE) [02:50:49] [PASSED] 0x7DD1 (METEORLAKE) [02:50:49] [PASSED] 0x7D41 (METEORLAKE) [02:50:49] [PASSED] 0x7D67 (METEORLAKE) [02:50:49] [PASSED] 0xB640 (METEORLAKE) [02:50:49] [PASSED] 0x56A0 (DG2) [02:50:49] [PASSED] 0x56A1 (DG2) [02:50:49] [PASSED] 0x56A2 (DG2) [02:50:49] [PASSED] 0x56BE (DG2) [02:50:49] [PASSED] 0x56BF (DG2) [02:50:49] [PASSED] 0x5690 (DG2) [02:50:49] [PASSED] 0x5691 (DG2) [02:50:49] [PASSED] 0x5692 (DG2) [02:50:49] [PASSED] 0x56A5 (DG2) [02:50:49] [PASSED] 0x56A6 (DG2) [02:50:49] [PASSED] 0x56B0 (DG2) [02:50:49] [PASSED] 0x56B1 (DG2) [02:50:49] [PASSED] 0x56BA (DG2) [02:50:49] [PASSED] 0x56BB (DG2) [02:50:49] [PASSED] 0x56BC (DG2) [02:50:49] [PASSED] 0x56BD (DG2) [02:50:49] [PASSED] 0x5693 (DG2) [02:50:49] [PASSED] 0x5694 (DG2) [02:50:49] [PASSED] 0x5695 (DG2) [02:50:49] [PASSED] 0x56A3 (DG2) [02:50:49] [PASSED] 0x56A4 (DG2) [02:50:49] [PASSED] 0x56B2 (DG2) [02:50:49] [PASSED] 0x56B3 (DG2) [02:50:49] [PASSED] 0x5696 (DG2) [02:50:49] [PASSED] 0x5697 (DG2) [02:50:49] [PASSED] 0xB69 (PVC) [02:50:49] [PASSED] 0xB6E (PVC) [02:50:49] [PASSED] 0xBD4 (PVC) [02:50:49] [PASSED] 0xBD5 (PVC) [02:50:49] [PASSED] 0xBD6 (PVC) [02:50:49] [PASSED] 0xBD7 (PVC) [02:50:49] [PASSED] 0xBD8 (PVC) [02:50:49] [PASSED] 0xBD9 (PVC) [02:50:49] [PASSED] 0xBDA (PVC) [02:50:49] [PASSED] 0xBDB (PVC) [02:50:49] [PASSED] 0xBE0 (PVC) [02:50:49] [PASSED] 0xBE1 (PVC) [02:50:49] [PASSED] 0xBE5 (PVC) [02:50:49] [PASSED] 0x7D40 (METEORLAKE) [02:50:49] [PASSED] 0x7D45 (METEORLAKE) [02:50:49] [PASSED] 0x7D55 (METEORLAKE) [02:50:49] [PASSED] 0x7D60 (METEORLAKE) [02:50:49] [PASSED] 0x7DD5 (METEORLAKE) [02:50:49] [PASSED] 0x6420 (LUNARLAKE) [02:50:49] [PASSED] 0x64A0 (LUNARLAKE) [02:50:49] [PASSED] 0x64B0 (LUNARLAKE) [02:50:49] [PASSED] 0xE202 (BATTLEMAGE) [02:50:49] [PASSED] 0xE209 (BATTLEMAGE) [02:50:49] [PASSED] 0xE20B (BATTLEMAGE) [02:50:49] [PASSED] 0xE20C (BATTLEMAGE) [02:50:49] [PASSED] 0xE20D (BATTLEMAGE) [02:50:49] [PASSED] 0xE210 (BATTLEMAGE) [02:50:49] [PASSED] 0xE211 (BATTLEMAGE) [02:50:49] [PASSED] 0xE212 (BATTLEMAGE) [02:50:49] [PASSED] 0xE216 (BATTLEMAGE) [02:50:49] [PASSED] 0xE220 (BATTLEMAGE) [02:50:49] [PASSED] 0xE221 (BATTLEMAGE) [02:50:49] [PASSED] 0xE222 (BATTLEMAGE) [02:50:49] [PASSED] 0xE223 (BATTLEMAGE) [02:50:49] [PASSED] 0xB080 (PANTHERLAKE) [02:50:49] [PASSED] 0xB081 (PANTHERLAKE) [02:50:49] [PASSED] 0xB082 (PANTHERLAKE) [02:50:49] [PASSED] 0xB083 (PANTHERLAKE) [02:50:49] [PASSED] 0xB084 (PANTHERLAKE) [02:50:49] [PASSED] 0xB085 (PANTHERLAKE) [02:50:49] [PASSED] 0xB086 (PANTHERLAKE) [02:50:49] [PASSED] 0xB087 (PANTHERLAKE) [02:50:49] [PASSED] 0xB08F (PANTHERLAKE) [02:50:49] [PASSED] 0xB090 (PANTHERLAKE) [02:50:49] [PASSED] 0xB0A0 (PANTHERLAKE) [02:50:49] [PASSED] 0xB0B0 (PANTHERLAKE) [02:50:49] [PASSED] 0xD740 (NOVALAKE_S) [02:50:49] [PASSED] 0xD741 (NOVALAKE_S) [02:50:49] [PASSED] 0xD742 (NOVALAKE_S) [02:50:49] [PASSED] 0xD743 (NOVALAKE_S) [02:50:49] [PASSED] 0xD744 (NOVALAKE_S) [02:50:49] [PASSED] 0xD745 (NOVALAKE_S) [02:50:49] [PASSED] 0x674C (CRESCENTISLAND) [02:50:49] [PASSED] 0xFD80 (PANTHERLAKE) [02:50:49] [PASSED] 0xFD81 (PANTHERLAKE) [02:50:49] =============== [PASSED] check_platform_desc =============== [02:50:49] ===================== [PASSED] xe_pci ====================== [02:50:49] =================== xe_rtp (2 subtests) ==================== [02:50:49] =============== xe_rtp_process_to_sr_tests ================ [02:50:49] [PASSED] coalesce-same-reg [02:50:49] [PASSED] no-match-no-add [02:50:49] [PASSED] match-or [02:50:49] [PASSED] match-or-xfail [02:50:49] [PASSED] no-match-no-add-multiple-rules [02:50:49] [PASSED] two-regs-two-entries [02:50:49] [PASSED] clr-one-set-other [02:50:49] [PASSED] set-field [02:50:49] [PASSED] conflict-duplicate [02:50:49] [PASSED] conflict-not-disjoint [02:50:49] [PASSED] conflict-reg-type [02:50:49] =========== [PASSED] xe_rtp_process_to_sr_tests ============ [02:50:49] ================== xe_rtp_process_tests =================== [02:50:49] [PASSED] active1 [02:50:49] [PASSED] active2 [02:50:49] [PASSED] active-inactive [02:50:49] [PASSED] inactive-active [02:50:49] [PASSED] inactive-1st_or_active-inactive [02:50:49] [PASSED] inactive-2nd_or_active-inactive [02:50:49] [PASSED] inactive-last_or_active-inactive stty: 'standard input': Inappropriate ioctl for device [02:50:49] [PASSED] inactive-no_or_active-inactive [02:50:49] ============== [PASSED] xe_rtp_process_tests =============== [02:50:49] ===================== [PASSED] xe_rtp ====================== [02:50:49] ==================== xe_wa (1 subtest) ===================== [02:50:49] ======================== xe_wa_gt ========================= [02:50:49] [PASSED] TIGERLAKE B0 [02:50:49] [PASSED] DG1 A0 [02:50:49] [PASSED] DG1 B0 [02:50:49] [PASSED] ALDERLAKE_S A0 [02:50:49] [PASSED] ALDERLAKE_S B0 [02:50:49] [PASSED] ALDERLAKE_S C0 [02:50:49] [PASSED] ALDERLAKE_S D0 [02:50:49] [PASSED] ALDERLAKE_P A0 [02:50:49] [PASSED] ALDERLAKE_P B0 [02:50:49] [PASSED] ALDERLAKE_P C0 [02:50:49] [PASSED] ALDERLAKE_S RPLS D0 [02:50:49] [PASSED] ALDERLAKE_P RPLU E0 [02:50:49] [PASSED] DG2 G10 C0 [02:50:49] [PASSED] DG2 G11 B1 [02:50:49] [PASSED] DG2 G12 A1 [02:50:49] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0 [02:50:49] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0 [02:50:49] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0 [02:50:49] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0 [02:50:49] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0 [02:50:49] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1 [02:50:49] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0 [02:50:49] ==================== [PASSED] xe_wa_gt ===================== [02:50:49] ====================== [PASSED] xe_wa ====================== [02:50:49] ============================================================ [02:50:49] Testing complete. Ran 318 tests: passed: 300, skipped: 18 [02:50:49] Elapsed time: 35.219s total, 4.288s configuring, 30.563s building, 0.340s running + /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig [02:50:49] Configuring KUnit Kernel ... Regenerating .config ... Populating config with: $ make ARCH=um O=.kunit olddefconfig [02:50:51] Building KUnit Kernel ... Populating config with: $ make ARCH=um O=.kunit olddefconfig Building with: $ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48 [02:51:16] Starting KUnit Kernel (1/1)... [02:51:16] ============================================================ Running tests with: $ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt [02:51:16] ============ drm_test_pick_cmdline (2 subtests) ============ [02:51:16] [PASSED] drm_test_pick_cmdline_res_1920_1080_60 [02:51:16] =============== drm_test_pick_cmdline_named =============== [02:51:16] [PASSED] NTSC [02:51:16] [PASSED] NTSC-J [02:51:16] [PASSED] PAL [02:51:16] [PASSED] PAL-M [02:51:16] =========== [PASSED] drm_test_pick_cmdline_named =========== [02:51:16] ============== [PASSED] drm_test_pick_cmdline ============== [02:51:16] == drm_test_atomic_get_connector_for_encoder (1 subtest) === [02:51:16] [PASSED] drm_test_drm_atomic_get_connector_for_encoder [02:51:16] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ==== [02:51:16] =========== drm_validate_clone_mode (2 subtests) =========== [02:51:16] ============== drm_test_check_in_clone_mode =============== [02:51:16] [PASSED] in_clone_mode [02:51:16] [PASSED] not_in_clone_mode [02:51:16] ========== [PASSED] drm_test_check_in_clone_mode =========== [02:51:16] =============== drm_test_check_valid_clones =============== [02:51:16] [PASSED] not_in_clone_mode [02:51:16] [PASSED] valid_clone [02:51:16] [PASSED] invalid_clone [02:51:16] =========== [PASSED] drm_test_check_valid_clones =========== [02:51:16] ============= [PASSED] drm_validate_clone_mode ============= [02:51:16] ============= drm_validate_modeset (1 subtest) ============= [02:51:16] [PASSED] drm_test_check_connector_changed_modeset [02:51:16] ============== [PASSED] drm_validate_modeset =============== [02:51:16] ====== drm_test_bridge_get_current_state (2 subtests) ====== [02:51:16] [PASSED] drm_test_drm_bridge_get_current_state_atomic [02:51:16] [PASSED] drm_test_drm_bridge_get_current_state_legacy [02:51:16] ======== [PASSED] drm_test_bridge_get_current_state ======== [02:51:16] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ====== [02:51:16] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic [02:51:16] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled [02:51:16] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy [02:51:16] ======== [PASSED] drm_test_bridge_helper_reset_crtc ======== [02:51:16] ============== drm_bridge_alloc (2 subtests) =============== [02:51:16] [PASSED] drm_test_drm_bridge_alloc_basic [02:51:16] [PASSED] drm_test_drm_bridge_alloc_get_put [02:51:16] ================ [PASSED] drm_bridge_alloc ================= [02:51:16] ================== drm_buddy (8 subtests) ================== [02:51:16] [PASSED] drm_test_buddy_alloc_limit [02:51:16] [PASSED] drm_test_buddy_alloc_optimistic [02:51:16] [PASSED] drm_test_buddy_alloc_pessimistic [02:51:16] [PASSED] drm_test_buddy_alloc_pathological [02:51:16] [PASSED] drm_test_buddy_alloc_contiguous [02:51:16] [PASSED] drm_test_buddy_alloc_clear [02:51:16] [PASSED] drm_test_buddy_alloc_range_bias [02:51:16] [PASSED] drm_test_buddy_fragmentation_performance [02:51:16] ==================== [PASSED] drm_buddy ==================== [02:51:16] ============= drm_cmdline_parser (40 subtests) ============= [02:51:16] [PASSED] drm_test_cmdline_force_d_only [02:51:16] [PASSED] drm_test_cmdline_force_D_only_dvi [02:51:16] [PASSED] drm_test_cmdline_force_D_only_hdmi [02:51:16] [PASSED] drm_test_cmdline_force_D_only_not_digital [02:51:16] [PASSED] drm_test_cmdline_force_e_only [02:51:16] [PASSED] drm_test_cmdline_res [02:51:16] [PASSED] drm_test_cmdline_res_vesa [02:51:16] [PASSED] drm_test_cmdline_res_vesa_rblank [02:51:16] [PASSED] drm_test_cmdline_res_rblank [02:51:16] [PASSED] drm_test_cmdline_res_bpp [02:51:16] [PASSED] drm_test_cmdline_res_refresh [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh_margins [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital [02:51:16] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on [02:51:16] [PASSED] drm_test_cmdline_res_margins_force_on [02:51:16] [PASSED] drm_test_cmdline_res_vesa_margins [02:51:16] [PASSED] drm_test_cmdline_name [02:51:16] [PASSED] drm_test_cmdline_name_bpp [02:51:16] [PASSED] drm_test_cmdline_name_option [02:51:16] [PASSED] drm_test_cmdline_name_bpp_option [02:51:16] [PASSED] drm_test_cmdline_rotate_0 [02:51:16] [PASSED] drm_test_cmdline_rotate_90 [02:51:16] [PASSED] drm_test_cmdline_rotate_180 [02:51:16] [PASSED] drm_test_cmdline_rotate_270 [02:51:16] [PASSED] drm_test_cmdline_hmirror [02:51:16] [PASSED] drm_test_cmdline_vmirror [02:51:16] [PASSED] drm_test_cmdline_margin_options [02:51:16] [PASSED] drm_test_cmdline_multiple_options [02:51:16] [PASSED] drm_test_cmdline_bpp_extra_and_option [02:51:16] [PASSED] drm_test_cmdline_extra_and_option [02:51:16] [PASSED] drm_test_cmdline_freestanding_options [02:51:16] [PASSED] drm_test_cmdline_freestanding_force_e_and_options [02:51:16] [PASSED] drm_test_cmdline_panel_orientation [02:51:16] ================ drm_test_cmdline_invalid ================= [02:51:16] [PASSED] margin_only [02:51:16] [PASSED] interlace_only [02:51:16] [PASSED] res_missing_x [02:51:16] [PASSED] res_missing_y [02:51:16] [PASSED] res_bad_y [02:51:16] [PASSED] res_missing_y_bpp [02:51:16] [PASSED] res_bad_bpp [02:51:16] [PASSED] res_bad_refresh [02:51:16] [PASSED] res_bpp_refresh_force_on_off [02:51:16] [PASSED] res_invalid_mode [02:51:16] [PASSED] res_bpp_wrong_place_mode [02:51:16] [PASSED] name_bpp_refresh [02:51:16] [PASSED] name_refresh [02:51:16] [PASSED] name_refresh_wrong_mode [02:51:16] [PASSED] name_refresh_invalid_mode [02:51:16] [PASSED] rotate_multiple [02:51:16] [PASSED] rotate_invalid_val [02:51:16] [PASSED] rotate_truncated [02:51:16] [PASSED] invalid_option [02:51:16] [PASSED] invalid_tv_option [02:51:16] [PASSED] truncated_tv_option [02:51:16] ============ [PASSED] drm_test_cmdline_invalid ============= [02:51:16] =============== drm_test_cmdline_tv_options =============== [02:51:16] [PASSED] NTSC [02:51:16] [PASSED] NTSC_443 [02:51:16] [PASSED] NTSC_J [02:51:16] [PASSED] PAL [02:51:16] [PASSED] PAL_M [02:51:16] [PASSED] PAL_N [02:51:16] [PASSED] SECAM [02:51:16] [PASSED] MONO_525 [02:51:16] [PASSED] MONO_625 [02:51:16] =========== [PASSED] drm_test_cmdline_tv_options =========== [02:51:16] =============== [PASSED] drm_cmdline_parser ================ [02:51:16] ========== drmm_connector_hdmi_init (20 subtests) ========== [02:51:16] [PASSED] drm_test_connector_hdmi_init_valid [02:51:16] [PASSED] drm_test_connector_hdmi_init_bpc_8 [02:51:16] [PASSED] drm_test_connector_hdmi_init_bpc_10 [02:51:16] [PASSED] drm_test_connector_hdmi_init_bpc_12 [02:51:16] [PASSED] drm_test_connector_hdmi_init_bpc_invalid [02:51:16] [PASSED] drm_test_connector_hdmi_init_bpc_null [02:51:16] [PASSED] drm_test_connector_hdmi_init_formats_empty [02:51:16] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb [02:51:16] === drm_test_connector_hdmi_init_formats_yuv420_allowed === [02:51:16] [PASSED] supported_formats=0x9 yuv420_allowed=1 [02:51:16] [PASSED] supported_formats=0x9 yuv420_allowed=0 [02:51:16] [PASSED] supported_formats=0x3 yuv420_allowed=1 [02:51:16] [PASSED] supported_formats=0x3 yuv420_allowed=0 [02:51:16] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed === [02:51:16] [PASSED] drm_test_connector_hdmi_init_null_ddc [02:51:16] [PASSED] drm_test_connector_hdmi_init_null_product [02:51:16] [PASSED] drm_test_connector_hdmi_init_null_vendor [02:51:16] [PASSED] drm_test_connector_hdmi_init_product_length_exact [02:51:16] [PASSED] drm_test_connector_hdmi_init_product_length_too_long [02:51:16] [PASSED] drm_test_connector_hdmi_init_product_valid [02:51:16] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact [02:51:16] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long [02:51:16] [PASSED] drm_test_connector_hdmi_init_vendor_valid [02:51:16] ========= drm_test_connector_hdmi_init_type_valid ========= [02:51:16] [PASSED] HDMI-A [02:51:16] [PASSED] HDMI-B [02:51:16] ===== [PASSED] drm_test_connector_hdmi_init_type_valid ===== [02:51:16] ======== drm_test_connector_hdmi_init_type_invalid ======== [02:51:16] [PASSED] Unknown [02:51:16] [PASSED] VGA [02:51:16] [PASSED] DVI-I [02:51:16] [PASSED] DVI-D [02:51:16] [PASSED] DVI-A [02:51:16] [PASSED] Composite [02:51:16] [PASSED] SVIDEO [02:51:16] [PASSED] LVDS [02:51:16] [PASSED] Component [02:51:16] [PASSED] DIN [02:51:16] [PASSED] DP [02:51:16] [PASSED] TV [02:51:16] [PASSED] eDP [02:51:16] [PASSED] Virtual [02:51:16] [PASSED] DSI [02:51:16] [PASSED] DPI [02:51:16] [PASSED] Writeback [02:51:16] [PASSED] SPI [02:51:16] [PASSED] USB [02:51:16] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ==== [02:51:16] ============ [PASSED] drmm_connector_hdmi_init ============= [02:51:16] ============= drmm_connector_init (3 subtests) ============= [02:51:16] [PASSED] drm_test_drmm_connector_init [02:51:16] [PASSED] drm_test_drmm_connector_init_null_ddc [02:51:16] ========= drm_test_drmm_connector_init_type_valid ========= [02:51:16] [PASSED] Unknown [02:51:16] [PASSED] VGA [02:51:16] [PASSED] DVI-I [02:51:16] [PASSED] DVI-D [02:51:16] [PASSED] DVI-A [02:51:16] [PASSED] Composite [02:51:16] [PASSED] SVIDEO [02:51:16] [PASSED] LVDS [02:51:16] [PASSED] Component [02:51:16] [PASSED] DIN [02:51:16] [PASSED] DP [02:51:16] [PASSED] HDMI-A [02:51:16] [PASSED] HDMI-B [02:51:16] [PASSED] TV [02:51:16] [PASSED] eDP [02:51:16] [PASSED] Virtual [02:51:16] [PASSED] DSI [02:51:16] [PASSED] DPI [02:51:16] [PASSED] Writeback [02:51:16] [PASSED] SPI [02:51:16] [PASSED] USB [02:51:16] ===== [PASSED] drm_test_drmm_connector_init_type_valid ===== [02:51:16] =============== [PASSED] drmm_connector_init =============== [02:51:16] ========= drm_connector_dynamic_init (6 subtests) ========== [02:51:16] [PASSED] drm_test_drm_connector_dynamic_init [02:51:16] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc [02:51:16] [PASSED] drm_test_drm_connector_dynamic_init_not_added [02:51:16] [PASSED] drm_test_drm_connector_dynamic_init_properties [02:51:16] ===== drm_test_drm_connector_dynamic_init_type_valid ====== [02:51:16] [PASSED] Unknown [02:51:16] [PASSED] VGA [02:51:16] [PASSED] DVI-I [02:51:16] [PASSED] DVI-D [02:51:16] [PASSED] DVI-A [02:51:16] [PASSED] Composite [02:51:16] [PASSED] SVIDEO [02:51:16] [PASSED] LVDS [02:51:16] [PASSED] Component [02:51:16] [PASSED] DIN [02:51:16] [PASSED] DP [02:51:16] [PASSED] HDMI-A [02:51:16] [PASSED] HDMI-B [02:51:16] [PASSED] TV [02:51:16] [PASSED] eDP [02:51:16] [PASSED] Virtual [02:51:16] [PASSED] DSI [02:51:16] [PASSED] DPI [02:51:16] [PASSED] Writeback [02:51:16] [PASSED] SPI [02:51:16] [PASSED] USB [02:51:16] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid == [02:51:16] ======== drm_test_drm_connector_dynamic_init_name ========= [02:51:16] [PASSED] Unknown [02:51:16] [PASSED] VGA [02:51:16] [PASSED] DVI-I [02:51:16] [PASSED] DVI-D [02:51:16] [PASSED] DVI-A [02:51:16] [PASSED] Composite [02:51:16] [PASSED] SVIDEO [02:51:16] [PASSED] LVDS [02:51:16] [PASSED] Component [02:51:16] [PASSED] DIN [02:51:16] [PASSED] DP [02:51:16] [PASSED] HDMI-A [02:51:16] [PASSED] HDMI-B [02:51:16] [PASSED] TV [02:51:16] [PASSED] eDP [02:51:16] [PASSED] Virtual [02:51:16] [PASSED] DSI [02:51:16] [PASSED] DPI [02:51:16] [PASSED] Writeback [02:51:16] [PASSED] SPI [02:51:16] [PASSED] USB [02:51:16] ==== [PASSED] drm_test_drm_connector_dynamic_init_name ===== [02:51:16] =========== [PASSED] drm_connector_dynamic_init ============ [02:51:16] ==== drm_connector_dynamic_register_early (4 subtests) ===== [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_early_defer [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object [02:51:16] ====== [PASSED] drm_connector_dynamic_register_early ======= [02:51:16] ======= drm_connector_dynamic_register (7 subtests) ======== [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_on_list [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_no_defer [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_no_init [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_mode_object [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_sysfs [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name [02:51:16] [PASSED] drm_test_drm_connector_dynamic_register_debugfs [02:51:16] ========= [PASSED] drm_connector_dynamic_register ========== [02:51:16] = drm_connector_attach_broadcast_rgb_property (2 subtests) = [02:51:16] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property [02:51:16] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector [02:51:16] === [PASSED] drm_connector_attach_broadcast_rgb_property === [02:51:16] ========== drm_get_tv_mode_from_name (2 subtests) ========== [02:51:16] ========== drm_test_get_tv_mode_from_name_valid =========== [02:51:16] [PASSED] NTSC [02:51:16] [PASSED] NTSC-443 [02:51:16] [PASSED] NTSC-J [02:51:16] [PASSED] PAL [02:51:16] [PASSED] PAL-M [02:51:16] [PASSED] PAL-N [02:51:16] [PASSED] SECAM [02:51:16] [PASSED] Mono [02:51:16] ====== [PASSED] drm_test_get_tv_mode_from_name_valid ======= [02:51:16] [PASSED] drm_test_get_tv_mode_from_name_truncated [02:51:16] ============ [PASSED] drm_get_tv_mode_from_name ============ [02:51:16] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) = [02:51:16] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb [02:51:16] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc [02:51:16] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1 [02:51:16] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc [02:51:16] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1 [02:51:16] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double [02:51:16] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid = [02:51:16] [PASSED] VIC 96 [02:51:16] [PASSED] VIC 97 [02:51:16] [PASSED] VIC 101 [02:51:16] [PASSED] VIC 102 [02:51:16] [PASSED] VIC 106 [02:51:16] [PASSED] VIC 107 [02:51:16] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid === [02:51:16] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc [02:51:16] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc [02:51:16] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc [02:51:16] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc [02:51:16] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc [02:51:16] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ==== [02:51:16] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) == [02:51:16] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name ==== [02:51:16] [PASSED] Automatic [02:51:16] [PASSED] Full [02:51:16] [PASSED] Limited 16:235 [02:51:16] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name === [02:51:16] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid [02:51:16] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ==== [02:51:16] == drm_hdmi_connector_get_output_format_name (2 subtests) == [02:51:16] === drm_test_drm_hdmi_connector_get_output_format_name ==== [02:51:16] [PASSED] RGB [02:51:16] [PASSED] YUV 4:2:0 [02:51:16] [PASSED] YUV 4:2:2 [02:51:16] [PASSED] YUV 4:4:4 [02:51:16] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name === [02:51:16] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid [02:51:16] ==== [PASSED] drm_hdmi_connector_get_output_format_name ==== [02:51:16] ============= drm_damage_helper (21 subtests) ============== [02:51:16] [PASSED] drm_test_damage_iter_no_damage [02:51:16] [PASSED] drm_test_damage_iter_no_damage_fractional_src [02:51:16] [PASSED] drm_test_damage_iter_no_damage_src_moved [02:51:16] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved [02:51:16] [PASSED] drm_test_damage_iter_no_damage_not_visible [02:51:16] [PASSED] drm_test_damage_iter_no_damage_no_crtc [02:51:16] [PASSED] drm_test_damage_iter_no_damage_no_fb [02:51:16] [PASSED] drm_test_damage_iter_simple_damage [02:51:16] [PASSED] drm_test_damage_iter_single_damage [02:51:16] [PASSED] drm_test_damage_iter_single_damage_intersect_src [02:51:16] [PASSED] drm_test_damage_iter_single_damage_outside_src [02:51:16] [PASSED] drm_test_damage_iter_single_damage_fractional_src [02:51:16] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src [02:51:16] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src [02:51:16] [PASSED] drm_test_damage_iter_single_damage_src_moved [02:51:16] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved [02:51:16] [PASSED] drm_test_damage_iter_damage [02:51:16] [PASSED] drm_test_damage_iter_damage_one_intersect [02:51:16] [PASSED] drm_test_damage_iter_damage_one_outside [02:51:16] [PASSED] drm_test_damage_iter_damage_src_moved [02:51:16] [PASSED] drm_test_damage_iter_damage_not_visible [02:51:16] ================ [PASSED] drm_damage_helper ================ [02:51:16] ============== drm_dp_mst_helper (3 subtests) ============== [02:51:16] ============== drm_test_dp_mst_calc_pbn_mode ============== [02:51:16] [PASSED] Clock 154000 BPP 30 DSC disabled [02:51:16] [PASSED] Clock 234000 BPP 30 DSC disabled [02:51:16] [PASSED] Clock 297000 BPP 24 DSC disabled [02:51:16] [PASSED] Clock 332880 BPP 24 DSC enabled [02:51:16] [PASSED] Clock 324540 BPP 24 DSC enabled [02:51:16] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ========== [02:51:16] ============== drm_test_dp_mst_calc_pbn_div =============== [02:51:16] [PASSED] Link rate 2000000 lane count 4 [02:51:16] [PASSED] Link rate 2000000 lane count 2 [02:51:16] [PASSED] Link rate 2000000 lane count 1 [02:51:16] [PASSED] Link rate 1350000 lane count 4 [02:51:16] [PASSED] Link rate 1350000 lane count 2 [02:51:16] [PASSED] Link rate 1350000 lane count 1 [02:51:16] [PASSED] Link rate 1000000 lane count 4 [02:51:16] [PASSED] Link rate 1000000 lane count 2 [02:51:16] [PASSED] Link rate 1000000 lane count 1 [02:51:16] [PASSED] Link rate 810000 lane count 4 [02:51:16] [PASSED] Link rate 810000 lane count 2 [02:51:16] [PASSED] Link rate 810000 lane count 1 [02:51:16] [PASSED] Link rate 540000 lane count 4 [02:51:16] [PASSED] Link rate 540000 lane count 2 [02:51:16] [PASSED] Link rate 540000 lane count 1 [02:51:16] [PASSED] Link rate 270000 lane count 4 [02:51:16] [PASSED] Link rate 270000 lane count 2 [02:51:16] [PASSED] Link rate 270000 lane count 1 [02:51:16] [PASSED] Link rate 162000 lane count 4 [02:51:16] [PASSED] Link rate 162000 lane count 2 [02:51:16] [PASSED] Link rate 162000 lane count 1 [02:51:16] ========== [PASSED] drm_test_dp_mst_calc_pbn_div =========== [02:51:16] ========= drm_test_dp_mst_sideband_msg_req_decode ========= [02:51:16] [PASSED] DP_ENUM_PATH_RESOURCES with port number [02:51:16] [PASSED] DP_POWER_UP_PHY with port number [02:51:16] [PASSED] DP_POWER_DOWN_PHY with port number [02:51:16] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks [02:51:16] [PASSED] DP_ALLOCATE_PAYLOAD with port number [02:51:16] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI [02:51:16] [PASSED] DP_ALLOCATE_PAYLOAD with PBN [02:51:16] [PASSED] DP_QUERY_PAYLOAD with port number [02:51:16] [PASSED] DP_QUERY_PAYLOAD with VCPI [02:51:16] [PASSED] DP_REMOTE_DPCD_READ with port number [02:51:16] [PASSED] DP_REMOTE_DPCD_READ with DPCD address [02:51:16] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes [02:51:16] [PASSED] DP_REMOTE_DPCD_WRITE with port number [02:51:16] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address [02:51:16] [PASSED] DP_REMOTE_DPCD_WRITE with data array [02:51:16] [PASSED] DP_REMOTE_I2C_READ with port number [02:51:16] [PASSED] DP_REMOTE_I2C_READ with I2C device ID [02:51:16] [PASSED] DP_REMOTE_I2C_READ with transactions array [02:51:16] [PASSED] DP_REMOTE_I2C_WRITE with port number [02:51:16] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID [02:51:16] [PASSED] DP_REMOTE_I2C_WRITE with data array [02:51:16] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID [02:51:16] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID [02:51:16] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event [02:51:16] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event [02:51:16] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior [02:51:16] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior [02:51:16] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode ===== [02:51:16] ================ [PASSED] drm_dp_mst_helper ================ [02:51:16] ================== drm_exec (7 subtests) =================== [02:51:16] [PASSED] sanitycheck [02:51:16] [PASSED] test_lock [02:51:16] [PASSED] test_lock_unlock [02:51:16] [PASSED] test_duplicates [02:51:16] [PASSED] test_prepare [02:51:16] [PASSED] test_prepare_array [02:51:16] [PASSED] test_multiple_loops [02:51:16] ==================== [PASSED] drm_exec ===================== [02:51:16] =========== drm_format_helper_test (17 subtests) =========== [02:51:16] ============== drm_test_fb_xrgb8888_to_gray8 ============== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ========== [02:51:16] ============= drm_test_fb_xrgb8888_to_rgb332 ============== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ========== [02:51:16] ============= drm_test_fb_xrgb8888_to_rgb565 ============== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ========== [02:51:16] ============ drm_test_fb_xrgb8888_to_xrgb1555 ============= [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 ========= [02:51:16] ============ drm_test_fb_xrgb8888_to_argb1555 ============= [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 ========= [02:51:16] ============ drm_test_fb_xrgb8888_to_rgba5551 ============= [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 ========= [02:51:16] ============= drm_test_fb_xrgb8888_to_rgb888 ============== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ========== [02:51:16] ============= drm_test_fb_xrgb8888_to_bgr888 ============== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ========== [02:51:16] ============ drm_test_fb_xrgb8888_to_argb8888 ============= [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 ========= [02:51:16] =========== drm_test_fb_xrgb8888_to_xrgb2101010 =========== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 ======= [02:51:16] =========== drm_test_fb_xrgb8888_to_argb2101010 =========== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 ======= [02:51:16] ============== drm_test_fb_xrgb8888_to_mono =============== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ========== [PASSED] drm_test_fb_xrgb8888_to_mono =========== [02:51:16] ==================== drm_test_fb_swab ===================== [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ================ [PASSED] drm_test_fb_swab ================= [02:51:16] ============ drm_test_fb_xrgb8888_to_xbgr8888 ============= [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 ========= [02:51:16] ============ drm_test_fb_xrgb8888_to_abgr8888 ============= [02:51:16] [PASSED] single_pixel_source_buffer [02:51:16] [PASSED] single_pixel_clip_rectangle [02:51:16] [PASSED] well_known_colors [02:51:16] [PASSED] destination_pitch [02:51:16] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 ========= [02:51:16] ================= drm_test_fb_clip_offset ================= [02:51:16] [PASSED] pass through [02:51:16] [PASSED] horizontal offset [02:51:16] [PASSED] vertical offset [02:51:16] [PASSED] horizontal and vertical offset [02:51:16] [PASSED] horizontal offset (custom pitch) [02:51:16] [PASSED] vertical offset (custom pitch) [02:51:16] [PASSED] horizontal and vertical offset (custom pitch) [02:51:16] ============= [PASSED] drm_test_fb_clip_offset ============= [02:51:16] =================== drm_test_fb_memcpy ==================== [02:51:16] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258) [02:51:16] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258) [02:51:16] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559) [02:51:16] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258) [02:51:16] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258) [02:51:16] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559) [02:51:16] [PASSED] well_known_colors: XB24 little-endian (0x34324258) [02:51:16] [PASSED] well_known_colors: XRA8 little-endian (0x38415258) [02:51:16] [PASSED] well_known_colors: YU24 little-endian (0x34325559) [02:51:16] [PASSED] destination_pitch: XB24 little-endian (0x34324258) [02:51:16] [PASSED] destination_pitch: XRA8 little-endian (0x38415258) [02:51:16] [PASSED] destination_pitch: YU24 little-endian (0x34325559) [02:51:16] =============== [PASSED] drm_test_fb_memcpy ================ [02:51:16] ============= [PASSED] drm_format_helper_test ============== [02:51:16] ================= drm_format (18 subtests) ================= [02:51:16] [PASSED] drm_test_format_block_width_invalid [02:51:16] [PASSED] drm_test_format_block_width_one_plane [02:51:16] [PASSED] drm_test_format_block_width_two_plane [02:51:16] [PASSED] drm_test_format_block_width_three_plane [02:51:16] [PASSED] drm_test_format_block_width_tiled [02:51:16] [PASSED] drm_test_format_block_height_invalid [02:51:16] [PASSED] drm_test_format_block_height_one_plane [02:51:16] [PASSED] drm_test_format_block_height_two_plane [02:51:16] [PASSED] drm_test_format_block_height_three_plane [02:51:16] [PASSED] drm_test_format_block_height_tiled [02:51:16] [PASSED] drm_test_format_min_pitch_invalid [02:51:16] [PASSED] drm_test_format_min_pitch_one_plane_8bpp [02:51:16] [PASSED] drm_test_format_min_pitch_one_plane_16bpp [02:51:16] [PASSED] drm_test_format_min_pitch_one_plane_24bpp [02:51:16] [PASSED] drm_test_format_min_pitch_one_plane_32bpp [02:51:16] [PASSED] drm_test_format_min_pitch_two_plane [02:51:16] [PASSED] drm_test_format_min_pitch_three_plane_8bpp [02:51:16] [PASSED] drm_test_format_min_pitch_tiled [02:51:16] =================== [PASSED] drm_format ==================== [02:51:16] ============== drm_framebuffer (10 subtests) =============== [02:51:16] ========== drm_test_framebuffer_check_src_coords ========== [02:51:16] [PASSED] Success: source fits into fb [02:51:16] [PASSED] Fail: overflowing fb with x-axis coordinate [02:51:16] [PASSED] Fail: overflowing fb with y-axis coordinate [02:51:16] [PASSED] Fail: overflowing fb with source width [02:51:16] [PASSED] Fail: overflowing fb with source height [02:51:16] ====== [PASSED] drm_test_framebuffer_check_src_coords ====== [02:51:16] [PASSED] drm_test_framebuffer_cleanup [02:51:16] =============== drm_test_framebuffer_create =============== [02:51:16] [PASSED] ABGR8888 normal sizes [02:51:16] [PASSED] ABGR8888 max sizes [02:51:16] [PASSED] ABGR8888 pitch greater than min required [02:51:16] [PASSED] ABGR8888 pitch less than min required [02:51:16] [PASSED] ABGR8888 Invalid width [02:51:16] [PASSED] ABGR8888 Invalid buffer handle [02:51:16] [PASSED] No pixel format [02:51:16] [PASSED] ABGR8888 Width 0 [02:51:16] [PASSED] ABGR8888 Height 0 [02:51:16] [PASSED] ABGR8888 Out of bound height * pitch combination [02:51:16] [PASSED] ABGR8888 Large buffer offset [02:51:16] [PASSED] ABGR8888 Buffer offset for inexistent plane [02:51:16] [PASSED] ABGR8888 Invalid flag [02:51:16] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers [02:51:16] [PASSED] ABGR8888 Valid buffer modifier [02:51:16] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE) [02:51:16] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS [02:51:16] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS [02:51:16] [PASSED] NV12 Normal sizes [02:51:16] [PASSED] NV12 Max sizes [02:51:16] [PASSED] NV12 Invalid pitch [02:51:16] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag [02:51:16] [PASSED] NV12 different modifier per-plane [02:51:16] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE [02:51:16] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS [02:51:16] [PASSED] NV12 Modifier for inexistent plane [02:51:16] [PASSED] NV12 Handle for inexistent plane [02:51:16] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS [02:51:16] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier [02:51:16] [PASSED] YVU420 Normal sizes [02:51:16] [PASSED] YVU420 Max sizes [02:51:16] [PASSED] YVU420 Invalid pitch [02:51:16] [PASSED] YVU420 Different pitches [02:51:16] [PASSED] YVU420 Different buffer offsets/pitches [02:51:16] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS [02:51:16] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS [02:51:16] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS [02:51:16] [PASSED] YVU420 Valid modifier [02:51:16] [PASSED] YVU420 Different modifiers per plane [02:51:16] [PASSED] YVU420 Modifier for inexistent plane [02:51:16] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR) [02:51:16] [PASSED] X0L2 Normal sizes [02:51:16] [PASSED] X0L2 Max sizes [02:51:16] [PASSED] X0L2 Invalid pitch [02:51:16] [PASSED] X0L2 Pitch greater than minimum required [02:51:16] [PASSED] X0L2 Handle for inexistent plane [02:51:16] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set [02:51:16] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set [02:51:16] [PASSED] X0L2 Valid modifier [02:51:16] [PASSED] X0L2 Modifier for inexistent plane [02:51:16] =========== [PASSED] drm_test_framebuffer_create =========== [02:51:16] [PASSED] drm_test_framebuffer_free [02:51:16] [PASSED] drm_test_framebuffer_init [02:51:16] [PASSED] drm_test_framebuffer_init_bad_format [02:51:16] [PASSED] drm_test_framebuffer_init_dev_mismatch [02:51:16] [PASSED] drm_test_framebuffer_lookup [02:51:16] [PASSED] drm_test_framebuffer_lookup_inexistent [02:51:16] [PASSED] drm_test_framebuffer_modifiers_not_supported [02:51:16] ================= [PASSED] drm_framebuffer ================= [02:51:16] ================ drm_gem_shmem (8 subtests) ================ [02:51:16] [PASSED] drm_gem_shmem_test_obj_create [02:51:16] [PASSED] drm_gem_shmem_test_obj_create_private [02:51:16] [PASSED] drm_gem_shmem_test_pin_pages [02:51:16] [PASSED] drm_gem_shmem_test_vmap [02:51:16] [PASSED] drm_gem_shmem_test_get_pages_sgt [02:51:16] [PASSED] drm_gem_shmem_test_get_sg_table [02:51:16] [PASSED] drm_gem_shmem_test_madvise [02:51:16] [PASSED] drm_gem_shmem_test_purge [02:51:16] ================== [PASSED] drm_gem_shmem ================== [02:51:16] === drm_atomic_helper_connector_hdmi_check (27 subtests) === [02:51:16] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode [02:51:16] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1 [02:51:16] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode [02:51:16] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1 [02:51:16] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode [02:51:16] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1 [02:51:16] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420 ======= [02:51:16] [PASSED] Automatic [02:51:16] [PASSED] Full [02:51:16] [PASSED] Limited 16:235 [02:51:16] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 === [02:51:16] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed [02:51:16] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed [02:51:16] [PASSED] drm_test_check_disable_connector [02:51:16] [PASSED] drm_test_check_hdmi_funcs_reject_rate [02:51:16] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb [02:51:16] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420 [02:51:16] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422 [02:51:16] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420 [02:51:16] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420 [02:51:16] [PASSED] drm_test_check_output_bpc_crtc_mode_changed [02:51:16] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed [02:51:16] [PASSED] drm_test_check_output_bpc_dvi [02:51:16] [PASSED] drm_test_check_output_bpc_format_vic_1 [02:51:16] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only [02:51:16] [PASSED] drm_test_check_output_bpc_format_display_rgb_only [02:51:16] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only [02:51:16] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only [02:51:16] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc [02:51:16] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc [02:51:16] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc [02:51:16] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ====== [02:51:16] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ==== [02:51:16] [PASSED] drm_test_check_broadcast_rgb_value [02:51:16] [PASSED] drm_test_check_bpc_8_value [02:51:16] [PASSED] drm_test_check_bpc_10_value [02:51:16] [PASSED] drm_test_check_bpc_12_value [02:51:16] [PASSED] drm_test_check_format_value [02:51:16] [PASSED] drm_test_check_tmds_char_value [02:51:16] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ====== [02:51:16] = drm_atomic_helper_connector_hdmi_mode_valid (4 subtests) = [02:51:16] [PASSED] drm_test_check_mode_valid [02:51:16] [PASSED] drm_test_check_mode_valid_reject [02:51:16] [PASSED] drm_test_check_mode_valid_reject_rate [02:51:16] [PASSED] drm_test_check_mode_valid_reject_max_clock [02:51:16] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid === [02:51:16] ================= drm_managed (2 subtests) ================= [02:51:16] [PASSED] drm_test_managed_release_action [02:51:16] [PASSED] drm_test_managed_run_action [02:51:16] =================== [PASSED] drm_managed =================== [02:51:16] =================== drm_mm (6 subtests) ==================== [02:51:16] [PASSED] drm_test_mm_init [02:51:16] [PASSED] drm_test_mm_debug [02:51:16] [PASSED] drm_test_mm_align32 [02:51:16] [PASSED] drm_test_mm_align64 [02:51:16] [PASSED] drm_test_mm_lowest [02:51:16] [PASSED] drm_test_mm_highest [02:51:16] ===================== [PASSED] drm_mm ====================== [02:51:16] ============= drm_modes_analog_tv (5 subtests) ============= [02:51:16] [PASSED] drm_test_modes_analog_tv_mono_576i [02:51:16] [PASSED] drm_test_modes_analog_tv_ntsc_480i [02:51:16] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined [02:51:16] [PASSED] drm_test_modes_analog_tv_pal_576i [02:51:16] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined [02:51:16] =============== [PASSED] drm_modes_analog_tv =============== [02:51:16] ============== drm_plane_helper (2 subtests) =============== [02:51:16] =============== drm_test_check_plane_state ================ [02:51:16] [PASSED] clipping_simple [02:51:16] [PASSED] clipping_rotate_reflect [02:51:16] [PASSED] positioning_simple [02:51:16] [PASSED] upscaling [02:51:16] [PASSED] downscaling [02:51:16] [PASSED] rounding1 [02:51:16] [PASSED] rounding2 [02:51:16] [PASSED] rounding3 [02:51:16] [PASSED] rounding4 [02:51:16] =========== [PASSED] drm_test_check_plane_state ============ [02:51:16] =========== drm_test_check_invalid_plane_state ============ [02:51:16] [PASSED] positioning_invalid [02:51:16] [PASSED] upscaling_invalid [02:51:16] [PASSED] downscaling_invalid [02:51:16] ======= [PASSED] drm_test_check_invalid_plane_state ======== [02:51:16] ================ [PASSED] drm_plane_helper ================= [02:51:16] ====== drm_connector_helper_tv_get_modes (1 subtest) ======= [02:51:16] ====== drm_test_connector_helper_tv_get_modes_check ======= [02:51:16] [PASSED] None [02:51:16] [PASSED] PAL [02:51:16] [PASSED] NTSC [02:51:16] [PASSED] Both, NTSC Default [02:51:16] [PASSED] Both, PAL Default [02:51:16] [PASSED] Both, NTSC Default, with PAL on command-line [02:51:16] [PASSED] Both, PAL Default, with NTSC on command-line [02:51:16] == [PASSED] drm_test_connector_helper_tv_get_modes_check === [02:51:16] ======== [PASSED] drm_connector_helper_tv_get_modes ======== [02:51:16] ================== drm_rect (9 subtests) =================== [02:51:16] [PASSED] drm_test_rect_clip_scaled_div_by_zero [02:51:16] [PASSED] drm_test_rect_clip_scaled_not_clipped [02:51:16] [PASSED] drm_test_rect_clip_scaled_clipped [02:51:16] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned [02:51:16] ================= drm_test_rect_intersect ================= [02:51:16] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0 [02:51:16] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1 [02:51:16] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0 [02:51:16] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1 [02:51:16] [PASSED] right x left: 2x1+0+0 x 3x1+1+0 [02:51:16] [PASSED] left x right: 3x1+1+0 x 2x1+0+0 [02:51:16] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1 [02:51:16] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0 [02:51:16] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1 [02:51:16] [PASSED] touching side: 1x1+0+0 x 1x1+1+0 [02:51:16] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0 [02:51:16] [PASSED] inside another: 2x2+0+0 x 1x1+1+1 [02:51:16] [PASSED] far away: 1x1+0+0 x 1x1+3+6 [02:51:16] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10 [02:51:16] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10 [02:51:16] ============= [PASSED] drm_test_rect_intersect ============= [02:51:16] ================ drm_test_rect_calc_hscale ================ [02:51:16] [PASSED] normal use [02:51:16] [PASSED] out of max range [02:51:16] [PASSED] out of min range [02:51:16] [PASSED] zero dst [02:51:16] [PASSED] negative src [02:51:16] [PASSED] negative dst [02:51:16] ============ [PASSED] drm_test_rect_calc_hscale ============ [02:51:16] ================ drm_test_rect_calc_vscale ================ [02:51:16] [PASSED] normal use stty: 'standard input': Inappropriate ioctl for device [02:51:16] [PASSED] out of max range [02:51:16] [PASSED] out of min range [02:51:16] [PASSED] zero dst [02:51:16] [PASSED] negative src [02:51:16] [PASSED] negative dst [02:51:16] ============ [PASSED] drm_test_rect_calc_vscale ============ [02:51:16] ================== drm_test_rect_rotate =================== [02:51:16] [PASSED] reflect-x [02:51:16] [PASSED] reflect-y [02:51:16] [PASSED] rotate-0 [02:51:16] [PASSED] rotate-90 [02:51:16] [PASSED] rotate-180 [02:51:16] [PASSED] rotate-270 [02:51:16] ============== [PASSED] drm_test_rect_rotate =============== [02:51:16] ================ drm_test_rect_rotate_inv ================= [02:51:16] [PASSED] reflect-x [02:51:16] [PASSED] reflect-y [02:51:16] [PASSED] rotate-0 [02:51:16] [PASSED] rotate-90 [02:51:16] [PASSED] rotate-180 [02:51:16] [PASSED] rotate-270 [02:51:16] ============ [PASSED] drm_test_rect_rotate_inv ============= [02:51:16] ==================== [PASSED] drm_rect ===================== [02:51:16] ============ drm_sysfb_modeset_test (1 subtest) ============ [02:51:16] ============ drm_test_sysfb_build_fourcc_list ============= [02:51:16] [PASSED] no native formats [02:51:16] [PASSED] XRGB8888 as native format [02:51:16] [PASSED] remove duplicates [02:51:16] [PASSED] convert alpha formats [02:51:16] [PASSED] random formats [02:51:16] ======== [PASSED] drm_test_sysfb_build_fourcc_list ========= [02:51:16] ============= [PASSED] drm_sysfb_modeset_test ============== [02:51:16] ============================================================ [02:51:16] Testing complete. Ran 622 tests: passed: 622 [02:51:16] Elapsed time: 27.244s total, 1.746s configuring, 25.080s building, 0.393s running + /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig [02:51:16] Configuring KUnit Kernel ... Regenerating .config ... Populating config with: $ make ARCH=um O=.kunit olddefconfig [02:51:18] Building KUnit Kernel ... Populating config with: $ make ARCH=um O=.kunit olddefconfig Building with: $ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48 [02:51:27] Starting KUnit Kernel (1/1)... [02:51:27] ============================================================ Running tests with: $ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt [02:51:28] ================= ttm_device (5 subtests) ================== [02:51:28] [PASSED] ttm_device_init_basic [02:51:28] [PASSED] ttm_device_init_multiple [02:51:28] [PASSED] ttm_device_fini_basic [02:51:28] [PASSED] ttm_device_init_no_vma_man [02:51:28] ================== ttm_device_init_pools ================== [02:51:28] [PASSED] No DMA allocations, no DMA32 required [02:51:28] [PASSED] DMA allocations, DMA32 required [02:51:28] [PASSED] No DMA allocations, DMA32 required [02:51:28] [PASSED] DMA allocations, no DMA32 required [02:51:28] ============== [PASSED] ttm_device_init_pools ============== [02:51:28] =================== [PASSED] ttm_device ==================== [02:51:28] ================== ttm_pool (8 subtests) =================== [02:51:28] ================== ttm_pool_alloc_basic =================== [02:51:28] [PASSED] One page [02:51:28] [PASSED] More than one page [02:51:28] [PASSED] Above the allocation limit [02:51:28] [PASSED] One page, with coherent DMA mappings enabled [02:51:28] [PASSED] Above the allocation limit, with coherent DMA mappings enabled [02:51:28] ============== [PASSED] ttm_pool_alloc_basic =============== [02:51:28] ============== ttm_pool_alloc_basic_dma_addr ============== [02:51:28] [PASSED] One page [02:51:28] [PASSED] More than one page [02:51:28] [PASSED] Above the allocation limit [02:51:28] [PASSED] One page, with coherent DMA mappings enabled [02:51:28] [PASSED] Above the allocation limit, with coherent DMA mappings enabled [02:51:28] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ========== [02:51:28] [PASSED] ttm_pool_alloc_order_caching_match [02:51:28] [PASSED] ttm_pool_alloc_caching_mismatch [02:51:28] [PASSED] ttm_pool_alloc_order_mismatch [02:51:28] [PASSED] ttm_pool_free_dma_alloc [02:51:28] [PASSED] ttm_pool_free_no_dma_alloc [02:51:28] [PASSED] ttm_pool_fini_basic [02:51:28] ==================== [PASSED] ttm_pool ===================== [02:51:28] ================ ttm_resource (8 subtests) ================= [02:51:28] ================= ttm_resource_init_basic ================= [02:51:28] [PASSED] Init resource in TTM_PL_SYSTEM [02:51:28] [PASSED] Init resource in TTM_PL_VRAM [02:51:28] [PASSED] Init resource in a private placement [02:51:28] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags [02:51:28] ============= [PASSED] ttm_resource_init_basic ============= [02:51:28] [PASSED] ttm_resource_init_pinned [02:51:28] [PASSED] ttm_resource_fini_basic [02:51:28] [PASSED] ttm_resource_manager_init_basic [02:51:28] [PASSED] ttm_resource_manager_usage_basic [02:51:28] [PASSED] ttm_resource_manager_set_used_basic [02:51:28] [PASSED] ttm_sys_man_alloc_basic [02:51:28] [PASSED] ttm_sys_man_free_basic [02:51:28] ================== [PASSED] ttm_resource =================== [02:51:28] =================== ttm_tt (15 subtests) =================== [02:51:28] ==================== ttm_tt_init_basic ==================== [02:51:28] [PASSED] Page-aligned size [02:51:28] [PASSED] Extra pages requested [02:51:28] ================ [PASSED] ttm_tt_init_basic ================ [02:51:28] [PASSED] ttm_tt_init_misaligned [02:51:28] [PASSED] ttm_tt_fini_basic [02:51:28] [PASSED] ttm_tt_fini_sg [02:51:28] [PASSED] ttm_tt_fini_shmem [02:51:28] [PASSED] ttm_tt_create_basic [02:51:28] [PASSED] ttm_tt_create_invalid_bo_type [02:51:28] [PASSED] ttm_tt_create_ttm_exists [02:51:28] [PASSED] ttm_tt_create_failed [02:51:28] [PASSED] ttm_tt_destroy_basic [02:51:28] [PASSED] ttm_tt_populate_null_ttm [02:51:28] [PASSED] ttm_tt_populate_populated_ttm [02:51:28] [PASSED] ttm_tt_unpopulate_basic [02:51:28] [PASSED] ttm_tt_unpopulate_empty_ttm [02:51:28] [PASSED] ttm_tt_swapin_basic [02:51:28] ===================== [PASSED] ttm_tt ====================== [02:51:28] =================== ttm_bo (14 subtests) =================== [02:51:28] =========== ttm_bo_reserve_optimistic_no_ticket =========== [02:51:28] [PASSED] Cannot be interrupted and sleeps [02:51:28] [PASSED] Cannot be interrupted, locks straight away [02:51:28] [PASSED] Can be interrupted, sleeps [02:51:28] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket ======= [02:51:28] [PASSED] ttm_bo_reserve_locked_no_sleep [02:51:28] [PASSED] ttm_bo_reserve_no_wait_ticket [02:51:28] [PASSED] ttm_bo_reserve_double_resv [02:51:28] [PASSED] ttm_bo_reserve_interrupted [02:51:28] [PASSED] ttm_bo_reserve_deadlock [02:51:28] [PASSED] ttm_bo_unreserve_basic [02:51:28] [PASSED] ttm_bo_unreserve_pinned [02:51:28] [PASSED] ttm_bo_unreserve_bulk [02:51:28] [PASSED] ttm_bo_fini_basic [02:51:28] [PASSED] ttm_bo_fini_shared_resv [02:51:28] [PASSED] ttm_bo_pin_basic [02:51:28] [PASSED] ttm_bo_pin_unpin_resource [02:51:28] [PASSED] ttm_bo_multiple_pin_one_unpin [02:51:28] ===================== [PASSED] ttm_bo ====================== [02:51:28] ============== ttm_bo_validate (21 subtests) =============== [02:51:28] ============== ttm_bo_init_reserved_sys_man =============== [02:51:28] [PASSED] Buffer object for userspace [02:51:28] [PASSED] Kernel buffer object [02:51:28] [PASSED] Shared buffer object [02:51:28] ========== [PASSED] ttm_bo_init_reserved_sys_man =========== [02:51:28] ============== ttm_bo_init_reserved_mock_man ============== [02:51:28] [PASSED] Buffer object for userspace [02:51:28] [PASSED] Kernel buffer object [02:51:28] [PASSED] Shared buffer object [02:51:28] ========== [PASSED] ttm_bo_init_reserved_mock_man ========== [02:51:28] [PASSED] ttm_bo_init_reserved_resv [02:51:28] ================== ttm_bo_validate_basic ================== [02:51:28] [PASSED] Buffer object for userspace [02:51:28] [PASSED] Kernel buffer object [02:51:28] [PASSED] Shared buffer object [02:51:28] ============== [PASSED] ttm_bo_validate_basic ============== [02:51:28] [PASSED] ttm_bo_validate_invalid_placement [02:51:28] ============= ttm_bo_validate_same_placement ============== [02:51:28] [PASSED] System manager [02:51:28] [PASSED] VRAM manager [02:51:28] ========= [PASSED] ttm_bo_validate_same_placement ========== [02:51:28] [PASSED] ttm_bo_validate_failed_alloc [02:51:28] [PASSED] ttm_bo_validate_pinned [02:51:28] [PASSED] ttm_bo_validate_busy_placement [02:51:28] ================ ttm_bo_validate_multihop ================= [02:51:28] [PASSED] Buffer object for userspace [02:51:28] [PASSED] Kernel buffer object [02:51:28] [PASSED] Shared buffer object [02:51:28] ============ [PASSED] ttm_bo_validate_multihop ============= [02:51:28] ========== ttm_bo_validate_no_placement_signaled ========== [02:51:28] [PASSED] Buffer object in system domain, no page vector [02:51:28] [PASSED] Buffer object in system domain with an existing page vector [02:51:28] ====== [PASSED] ttm_bo_validate_no_placement_signaled ====== [02:51:28] ======== ttm_bo_validate_no_placement_not_signaled ======== [02:51:28] [PASSED] Buffer object for userspace [02:51:28] [PASSED] Kernel buffer object [02:51:28] [PASSED] Shared buffer object [02:51:28] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ==== [02:51:28] [PASSED] ttm_bo_validate_move_fence_signaled [02:51:28] ========= ttm_bo_validate_move_fence_not_signaled ========= [02:51:28] [PASSED] Waits for GPU [02:51:28] [PASSED] Tries to lock straight away [02:51:28] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled ===== [02:51:28] [PASSED] ttm_bo_validate_happy_evict [02:51:28] [PASSED] ttm_bo_validate_all_pinned_evict [02:51:28] [PASSED] ttm_bo_validate_allowed_only_evict [02:51:28] [PASSED] ttm_bo_validate_deleted_evict [02:51:28] [PASSED] ttm_bo_validate_busy_domain_evict [02:51:28] [PASSED] ttm_bo_validate_evict_gutting [02:51:28] [PASSED] ttm_bo_validate_recrusive_evict stty: 'standard input': Inappropriate ioctl for device [02:51:28] ================= [PASSED] ttm_bo_validate ================= [02:51:28] ============================================================ [02:51:28] Testing complete. Ran 101 tests: passed: 101 [02:51:28] Elapsed time: 11.458s total, 1.682s configuring, 9.560s building, 0.181s running + cleanup ++ stat -c %u:%g /kernel + chown -R 1003:1003 /kernel ^ permalink raw reply [flat|nested] 11+ messages in thread
* ✓ Xe.CI.BAT: success for drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) 2025-11-04 19:57 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban ` (2 preceding siblings ...) 2025-11-05 2:51 ` ✓ CI.KUnit: success for drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) Patchwork @ 2025-11-05 3:54 ` Patchwork 2025-11-05 9:46 ` ✓ Xe.CI.Full: " Patchwork 4 siblings, 0 replies; 11+ messages in thread From: Patchwork @ 2025-11-05 3:54 UTC (permalink / raw) To: Anirban, Sk; +Cc: intel-xe [-- Attachment #1: Type: text/plain, Size: 1339 bytes --] == Series Details == Series: drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) URL : https://patchwork.freedesktop.org/series/156738/ State : success == Summary == CI Bug Log - changes from xe-4044-d05a764cda694ab87c96960a6a06da34db443255_BAT -> xe-pw-156738v3_BAT ==================================================== Summary ------- **SUCCESS** No regressions found. Participating hosts (11 -> 11) ------------------------------ No changes in participating hosts Known issues ------------ Here are the changes found in xe-pw-156738v3_BAT that come from known issues: ### IGT changes ### #### Possible fixes #### * igt@xe_waitfence@abstime: - bat-dg2-oem2: [TIMEOUT][1] -> [PASS][2] [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/bat-dg2-oem2/igt@xe_waitfence@abstime.html [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/bat-dg2-oem2/igt@xe_waitfence@abstime.html Build changes ------------- * Linux: xe-4044-d05a764cda694ab87c96960a6a06da34db443255 -> xe-pw-156738v3 IGT_8607: 8607 xe-4044-d05a764cda694ab87c96960a6a06da34db443255: d05a764cda694ab87c96960a6a06da34db443255 xe-pw-156738v3: 156738v3 == Logs == For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/index.html [-- Attachment #2: Type: text/html, Size: 1911 bytes --] ^ permalink raw reply [flat|nested] 11+ messages in thread
* ✓ Xe.CI.Full: success for drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) 2025-11-04 19:57 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban ` (3 preceding siblings ...) 2025-11-05 3:54 ` ✓ Xe.CI.BAT: " Patchwork @ 2025-11-05 9:46 ` Patchwork 4 siblings, 0 replies; 11+ messages in thread From: Patchwork @ 2025-11-05 9:46 UTC (permalink / raw) To: Anirban, Sk; +Cc: intel-xe [-- Attachment #1: Type: text/plain, Size: 28589 bytes --] == Series Details == Series: drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) URL : https://patchwork.freedesktop.org/series/156738/ State : success == Summary == CI Bug Log - changes from xe-4044-d05a764cda694ab87c96960a6a06da34db443255_FULL -> xe-pw-156738v3_FULL ==================================================== Summary ------- **SUCCESS** No regressions found. Participating hosts (4 -> 4) ------------------------------ No changes in participating hosts Known issues ------------ Here are the changes found in xe-pw-156738v3_FULL that come from known issues: ### IGT changes ### #### Issues hit #### * igt@kms_bw@connected-linear-tiling-3-displays-1920x1080p: - shard-bmg: NOTRUN -> [SKIP][1] ([Intel XE#2314] / [Intel XE#2894]) [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_bw@connected-linear-tiling-3-displays-1920x1080p.html * igt@kms_bw@linear-tiling-1-displays-1920x1080p: - shard-dg2-set2: NOTRUN -> [SKIP][2] ([Intel XE#367]) [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_bw@linear-tiling-1-displays-1920x1080p.html * igt@kms_ccs@random-ccs-data-4-tiled-dg2-rc-ccs: - shard-dg2-set2: [PASS][3] -> [INCOMPLETE][4] ([Intel XE#1727] / [Intel XE#3113] / [Intel XE#4345] / [Intel XE#6168]) [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-dg2-463/igt@kms_ccs@random-ccs-data-4-tiled-dg2-rc-ccs.html [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-436/igt@kms_ccs@random-ccs-data-4-tiled-dg2-rc-ccs.html * igt@kms_ccs@random-ccs-data-4-tiled-dg2-rc-ccs@pipe-b-hdmi-a-6: - shard-dg2-set2: [PASS][5] -> [INCOMPLETE][6] ([Intel XE#1727] / [Intel XE#3113] / [Intel XE#6168]) [5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-dg2-463/igt@kms_ccs@random-ccs-data-4-tiled-dg2-rc-ccs@pipe-b-hdmi-a-6.html [6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-436/igt@kms_ccs@random-ccs-data-4-tiled-dg2-rc-ccs@pipe-b-hdmi-a-6.html * igt@kms_ccs@random-ccs-data-4-tiled-lnl-ccs@pipe-c-dp-2: - shard-bmg: NOTRUN -> [SKIP][7] ([Intel XE#2652] / [Intel XE#787]) +7 other tests skip [7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-5/igt@kms_ccs@random-ccs-data-4-tiled-lnl-ccs@pipe-c-dp-2.html * igt@kms_chamelium_audio@hdmi-audio: - shard-dg2-set2: NOTRUN -> [SKIP][8] ([Intel XE#373]) [8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_chamelium_audio@hdmi-audio.html * igt@kms_cursor_crc@cursor-offscreen-512x512: - shard-dg2-set2: NOTRUN -> [SKIP][9] ([Intel XE#308]) [9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_cursor_crc@cursor-offscreen-512x512.html * igt@kms_cursor_legacy@cursorb-vs-flipb-toggle: - shard-bmg: [PASS][10] -> [SKIP][11] ([Intel XE#2291]) +3 other tests skip [10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@kms_cursor_legacy@cursorb-vs-flipb-toggle.html [11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_cursor_legacy@cursorb-vs-flipb-toggle.html * igt@kms_cursor_legacy@flip-vs-cursor-atomic: - shard-bmg: [PASS][12] -> [FAIL][13] ([Intel XE#4633]) [12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html [13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html * igt@kms_dither@fb-8bpc-vs-panel-6bpc@pipe-a-hdmi-a-6: - shard-dg2-set2: NOTRUN -> [SKIP][14] ([Intel XE#4494] / [i915#3804]) [14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_dither@fb-8bpc-vs-panel-6bpc@pipe-a-hdmi-a-6.html * igt@kms_dp_aux_dev: - shard-bmg: [PASS][15] -> [SKIP][16] ([Intel XE#3009]) [15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-8/igt@kms_dp_aux_dev.html [16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_dp_aux_dev.html * igt@kms_dp_link_training@non-uhbr-sst: - shard-bmg: [PASS][17] -> [SKIP][18] ([Intel XE#4354]) [17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@kms_dp_link_training@non-uhbr-sst.html [18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_dp_link_training@non-uhbr-sst.html * igt@kms_flip@2x-wf_vblank-ts-check-interruptible: - shard-bmg: [PASS][19] -> [SKIP][20] ([Intel XE#2316]) +7 other tests skip [19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-8/igt@kms_flip@2x-wf_vblank-ts-check-interruptible.html [20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_flip@2x-wf_vblank-ts-check-interruptible.html * igt@kms_flip@plain-flip-ts-check-interruptible@c-hdmi-a1: - shard-adlp: [PASS][21] -> [DMESG-WARN][22] ([Intel XE#4543]) +5 other tests dmesg-warn [21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-8/igt@kms_flip@plain-flip-ts-check-interruptible@c-hdmi-a1.html [22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-4/igt@kms_flip@plain-flip-ts-check-interruptible@c-hdmi-a1.html * igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs-downscaling: - shard-dg2-set2: NOTRUN -> [SKIP][23] ([Intel XE#455]) +4 other tests skip [23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytileccs-downscaling.html * igt@kms_frontbuffer_tracking@drrs-2p-primscrn-indfb-pgflip-blt: - shard-dg2-set2: NOTRUN -> [SKIP][24] ([Intel XE#651]) +3 other tests skip [24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_frontbuffer_tracking@drrs-2p-primscrn-indfb-pgflip-blt.html * igt@kms_frontbuffer_tracking@fbc-1p-rte: - shard-adlp: [PASS][25] -> [DMESG-WARN][26] ([Intel XE#2953] / [Intel XE#4173]) +4 other tests dmesg-warn [25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-9/igt@kms_frontbuffer_tracking@fbc-1p-rte.html [26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-8/igt@kms_frontbuffer_tracking@fbc-1p-rte.html * igt@kms_frontbuffer_tracking@psr-1p-offscreen-pri-indfb-draw-blt: - shard-dg2-set2: NOTRUN -> [SKIP][27] ([Intel XE#6312]) [27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_frontbuffer_tracking@psr-1p-offscreen-pri-indfb-draw-blt.html * igt@kms_frontbuffer_tracking@psr-2p-primscrn-shrfb-plflip-blt: - shard-dg2-set2: NOTRUN -> [SKIP][28] ([Intel XE#653]) [28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_frontbuffer_tracking@psr-2p-primscrn-shrfb-plflip-blt.html * igt@kms_hdr@static-toggle-dpms: - shard-bmg: [PASS][29] -> [SKIP][30] ([Intel XE#1503]) [29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-8/igt@kms_hdr@static-toggle-dpms.html [30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_hdr@static-toggle-dpms.html * igt@kms_joiner@invalid-modeset-force-big-joiner: - shard-bmg: [PASS][31] -> [SKIP][32] ([Intel XE#3012]) [31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@kms_joiner@invalid-modeset-force-big-joiner.html [32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_joiner@invalid-modeset-force-big-joiner.html * igt@kms_plane_multiple@2x-tiling-x: - shard-bmg: [PASS][33] -> [SKIP][34] ([Intel XE#4596]) [33]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-8/igt@kms_plane_multiple@2x-tiling-x.html [34]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_plane_multiple@2x-tiling-x.html * igt@kms_psr2_sf@fbc-psr2-cursor-plane-move-continuous-exceed-fully-sf: - shard-dg2-set2: NOTRUN -> [SKIP][35] ([Intel XE#1406] / [Intel XE#1489]) [35]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_psr2_sf@fbc-psr2-cursor-plane-move-continuous-exceed-fully-sf.html * igt@kms_psr@pr-basic: - shard-dg2-set2: NOTRUN -> [SKIP][36] ([Intel XE#1406] / [Intel XE#2850] / [Intel XE#929]) +1 other test skip [36]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_psr@pr-basic.html * igt@kms_setmode@invalid-clone-single-crtc: - shard-bmg: [PASS][37] -> [SKIP][38] ([Intel XE#1435]) [37]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@kms_setmode@invalid-clone-single-crtc.html [38]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_setmode@invalid-clone-single-crtc.html * igt@xe_copy_basic@mem-copy-linear-0xfd: - shard-dg2-set2: NOTRUN -> [SKIP][39] ([Intel XE#1123]) [39]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@xe_copy_basic@mem-copy-linear-0xfd.html * igt@xe_eudebug@basic-vm-access-parameters-userptr: - shard-dg2-set2: NOTRUN -> [SKIP][40] ([Intel XE#4837]) [40]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@xe_eudebug@basic-vm-access-parameters-userptr.html * igt@xe_exec_fault_mode@once-rebind-prefetch: - shard-dg2-set2: NOTRUN -> [SKIP][41] ([Intel XE#288]) +3 other tests skip [41]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@xe_exec_fault_mode@once-rebind-prefetch.html * igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-single-vma: - shard-lnl: [PASS][42] -> [FAIL][43] ([Intel XE#5625]) [42]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-lnl-2/igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-single-vma.html [43]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-lnl-3/igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-single-vma.html * igt@xe_exec_system_allocator@threads-shared-vm-many-large-malloc: - shard-dg2-set2: NOTRUN -> [SKIP][44] ([Intel XE#4915]) +39 other tests skip [44]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@xe_exec_system_allocator@threads-shared-vm-many-large-malloc.html * igt@xe_pm@d3cold-multiple-execs: - shard-dg2-set2: NOTRUN -> [SKIP][45] ([Intel XE#2284] / [Intel XE#366]) [45]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@xe_pm@d3cold-multiple-execs.html * igt@xe_pm@vram-d3cold-threshold: - shard-dg2-set2: NOTRUN -> [SKIP][46] ([Intel XE#579]) [46]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@xe_pm@vram-d3cold-threshold.html * igt@xe_pmu@engine-activity-accuracy-50: - shard-lnl: [PASS][47] -> [FAIL][48] ([Intel XE#6251]) +1 other test fail [47]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-lnl-1/igt@xe_pmu@engine-activity-accuracy-50.html [48]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-lnl-7/igt@xe_pmu@engine-activity-accuracy-50.html * igt@xe_sriov_scheduling@equal-throughput: - shard-dg2-set2: NOTRUN -> [SKIP][49] ([Intel XE#4351]) [49]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@xe_sriov_scheduling@equal-throughput.html #### Possible fixes #### * igt@kms_atomic_transition@plane-all-modeset-transition@pipe-a-hdmi-a-1: - shard-adlp: [FAIL][50] ([Intel XE#3908]) -> [PASS][51] +3 other tests pass [50]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-9/igt@kms_atomic_transition@plane-all-modeset-transition@pipe-a-hdmi-a-1.html [51]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-2/igt@kms_atomic_transition@plane-all-modeset-transition@pipe-a-hdmi-a-1.html * igt@kms_bw@connected-linear-tiling-2-displays-2560x1440p: - shard-bmg: [SKIP][52] ([Intel XE#2314] / [Intel XE#2894]) -> [PASS][53] +1 other test pass [52]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_bw@connected-linear-tiling-2-displays-2560x1440p.html [53]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-5/igt@kms_bw@connected-linear-tiling-2-displays-2560x1440p.html * igt@kms_ccs@crc-primary-suspend-4-tiled-dg2-mc-ccs@pipe-d-dp-4: - shard-dg2-set2: [INCOMPLETE][54] ([Intel XE#3862]) -> [PASS][55] +1 other test pass [54]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-dg2-433/igt@kms_ccs@crc-primary-suspend-4-tiled-dg2-mc-ccs@pipe-d-dp-4.html [55]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-433/igt@kms_ccs@crc-primary-suspend-4-tiled-dg2-mc-ccs@pipe-d-dp-4.html * igt@kms_ccs@random-ccs-data-4-tiled-dg2-mc-ccs@pipe-a-dp-4: - shard-dg2-set2: [INCOMPLETE][56] ([Intel XE#1727] / [Intel XE#3113] / [Intel XE#6014] / [Intel XE#6168] / [i915#14968]) -> [PASS][57] [56]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-dg2-433/igt@kms_ccs@random-ccs-data-4-tiled-dg2-mc-ccs@pipe-a-dp-4.html [57]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-435/igt@kms_ccs@random-ccs-data-4-tiled-dg2-mc-ccs@pipe-a-dp-4.html * igt@kms_cursor_legacy@2x-flip-vs-cursor-legacy: - shard-bmg: [SKIP][58] ([Intel XE#2291]) -> [PASS][59] +3 other tests pass [58]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_cursor_legacy@2x-flip-vs-cursor-legacy.html [59]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-5/igt@kms_cursor_legacy@2x-flip-vs-cursor-legacy.html * igt@kms_flip@2x-plain-flip-fb-recreate: - shard-bmg: [FAIL][60] ([Intel XE#3098]) -> [PASS][61] +1 other test pass [60]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-4/igt@kms_flip@2x-plain-flip-fb-recreate.html [61]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-2/igt@kms_flip@2x-plain-flip-fb-recreate.html * igt@kms_flip@2x-plain-flip-fb-recreate-interruptible: - shard-bmg: [SKIP][62] ([Intel XE#2316]) -> [PASS][63] +6 other tests pass [62]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible.html [63]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-5/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible.html * igt@kms_flip@dpms-off-confusion@c-hdmi-a1: - shard-adlp: [DMESG-WARN][64] ([Intel XE#4543]) -> [PASS][65] +6 other tests pass [64]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-2/igt@kms_flip@dpms-off-confusion@c-hdmi-a1.html [65]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-6/igt@kms_flip@dpms-off-confusion@c-hdmi-a1.html * igt@kms_flip@flip-vs-rmfb: - shard-adlp: [DMESG-WARN][66] ([Intel XE#4543] / [Intel XE#5208]) -> [PASS][67] [66]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-6/igt@kms_flip@flip-vs-rmfb.html [67]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-9/igt@kms_flip@flip-vs-rmfb.html * igt@kms_plane_multiple@2x-tiling-4: - shard-bmg: [SKIP][68] ([Intel XE#4596]) -> [PASS][69] [68]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_plane_multiple@2x-tiling-4.html [69]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-2/igt@kms_plane_multiple@2x-tiling-4.html * igt@kms_pm_dc@dc6-dpms: - shard-adlp: [FAIL][70] ([Intel XE#718]) -> [PASS][71] [70]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-9/igt@kms_pm_dc@dc6-dpms.html [71]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-8/igt@kms_pm_dc@dc6-dpms.html * igt@kms_pm_rpm@legacy-planes-dpms@plane-73: - shard-adlp: [DMESG-WARN][72] ([Intel XE#2953] / [Intel XE#4173]) -> [PASS][73] +6 other tests pass [72]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-4/igt@kms_pm_rpm@legacy-planes-dpms@plane-73.html [73]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-6/igt@kms_pm_rpm@legacy-planes-dpms@plane-73.html * igt@xe_evict@evict-mixed-many-threads-small: - shard-bmg: [INCOMPLETE][74] ([Intel XE#6321]) -> [PASS][75] [74]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@xe_evict@evict-mixed-many-threads-small.html [75]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-7/igt@xe_evict@evict-mixed-many-threads-small.html * igt@xe_fault_injection@probe-fail-guc-xe_guc_mmio_send_recv: - shard-dg2-set2: [DMESG-WARN][76] ([Intel XE#5893]) -> [PASS][77] [76]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-dg2-436/igt@xe_fault_injection@probe-fail-guc-xe_guc_mmio_send_recv.html [77]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-dg2-434/igt@xe_fault_injection@probe-fail-guc-xe_guc_mmio_send_recv.html * igt@xe_pm@s2idle-basic-exec: - shard-adlp: [DMESG-WARN][78] ([Intel XE#2953] / [Intel XE#4173] / [Intel XE#4504]) -> [PASS][79] [78]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-adlp-3/igt@xe_pm@s2idle-basic-exec.html [79]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-adlp-3/igt@xe_pm@s2idle-basic-exec.html * igt@xe_pmu@engine-activity-accuracy-90@engine-drm_xe_engine_class_copy0: - shard-lnl: [FAIL][80] ([Intel XE#6251]) -> [PASS][81] [80]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-lnl-3/igt@xe_pmu@engine-activity-accuracy-90@engine-drm_xe_engine_class_copy0.html [81]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-lnl-1/igt@xe_pmu@engine-activity-accuracy-90@engine-drm_xe_engine_class_copy0.html #### Warnings #### * igt@kms_cursor_legacy@cursora-vs-flipb-varying-size: - shard-bmg: [SKIP][82] ([Intel XE#2291]) -> [DMESG-WARN][83] ([Intel XE#5354]) [82]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_cursor_legacy@cursora-vs-flipb-varying-size.html [83]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-2/igt@kms_cursor_legacy@cursora-vs-flipb-varying-size.html * igt@kms_frontbuffer_tracking@drrs-2p-pri-indfb-multidraw: - shard-bmg: [SKIP][84] ([Intel XE#2312]) -> [SKIP][85] ([Intel XE#2311]) +15 other tests skip [84]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_frontbuffer_tracking@drrs-2p-pri-indfb-multidraw.html [85]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-5/igt@kms_frontbuffer_tracking@drrs-2p-pri-indfb-multidraw.html * igt@kms_frontbuffer_tracking@drrs-2p-primscrn-cur-indfb-draw-render: - shard-bmg: [SKIP][86] ([Intel XE#2311]) -> [SKIP][87] ([Intel XE#2312]) +10 other tests skip [86]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@kms_frontbuffer_tracking@drrs-2p-primscrn-cur-indfb-draw-render.html [87]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_frontbuffer_tracking@drrs-2p-primscrn-cur-indfb-draw-render.html * igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc: - shard-bmg: [SKIP][88] ([Intel XE#2312]) -> [SKIP][89] ([Intel XE#5390]) +9 other tests skip [88]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc.html [89]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-2/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc.html * igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-mmap-wc: - shard-bmg: [SKIP][90] ([Intel XE#5390]) -> [SKIP][91] ([Intel XE#2312]) +5 other tests skip [90]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-8/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-mmap-wc.html [91]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-spr-indfb-draw-mmap-wc.html * igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-pri-indfb-draw-render: - shard-bmg: [SKIP][92] ([Intel XE#2313]) -> [SKIP][93] ([Intel XE#2312]) +12 other tests skip [92]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-1/igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-pri-indfb-draw-render.html [93]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-6/igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-pri-indfb-draw-render.html * igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-spr-indfb-onoff: - shard-bmg: [SKIP][94] ([Intel XE#2312]) -> [SKIP][95] ([Intel XE#2313]) +13 other tests skip [94]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-spr-indfb-onoff.html [95]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-2/igt@kms_frontbuffer_tracking@fbcpsr-2p-primscrn-spr-indfb-onoff.html * igt@kms_tiled_display@basic-test-pattern: - shard-bmg: [SKIP][96] ([Intel XE#2426]) -> [FAIL][97] ([Intel XE#1729]) [96]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-6/igt@kms_tiled_display@basic-test-pattern.html [97]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-5/igt@kms_tiled_display@basic-test-pattern.html * igt@kms_tiled_display@basic-test-pattern-with-chamelium: - shard-bmg: [SKIP][98] ([Intel XE#2509]) -> [SKIP][99] ([Intel XE#2426]) [98]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4044-d05a764cda694ab87c96960a6a06da34db443255/shard-bmg-5/igt@kms_tiled_display@basic-test-pattern-with-chamelium.html [99]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/shard-bmg-4/igt@kms_tiled_display@basic-test-pattern-with-chamelium.html [Intel XE#1123]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1123 [Intel XE#1406]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1406 [Intel XE#1435]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1435 [Intel XE#1489]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1489 [Intel XE#1503]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1503 [Intel XE#1727]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1727 [Intel XE#1729]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1729 [Intel XE#2284]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2284 [Intel XE#2291]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2291 [Intel XE#2311]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2311 [Intel XE#2312]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2312 [Intel XE#2313]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2313 [Intel XE#2314]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2314 [Intel XE#2316]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2316 [Intel XE#2426]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2426 [Intel XE#2509]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2509 [Intel XE#2652]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2652 [Intel XE#2850]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2850 [Intel XE#288]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/288 [Intel XE#2894]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2894 [Intel XE#2953]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2953 [Intel XE#3009]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3009 [Intel XE#3012]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3012 [Intel XE#308]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/308 [Intel XE#3098]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3098 [Intel XE#3113]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3113 [Intel XE#366]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/366 [Intel XE#367]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/367 [Intel XE#373]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/373 [Intel XE#3862]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3862 [Intel XE#3908]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3908 [Intel XE#4173]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4173 [Intel XE#4345]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4345 [Intel XE#4351]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4351 [Intel XE#4354]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4354 [Intel XE#4494]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4494 [Intel XE#4504]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4504 [Intel XE#4543]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4543 [Intel XE#455]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/455 [Intel XE#4596]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4596 [Intel XE#4633]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4633 [Intel XE#4837]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4837 [Intel XE#4915]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4915 [Intel XE#5208]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5208 [Intel XE#5354]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5354 [Intel XE#5390]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5390 [Intel XE#5625]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5625 [Intel XE#579]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/579 [Intel XE#5893]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5893 [Intel XE#6014]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6014 [Intel XE#6168]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6168 [Intel XE#6251]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6251 [Intel XE#6312]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6312 [Intel XE#6321]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6321 [Intel XE#651]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/651 [Intel XE#653]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/653 [Intel XE#718]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/718 [Intel XE#787]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/787 [Intel XE#929]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/929 [i915#14968]: https://gitlab.freedesktop.org/drm/i915/kernel/-/issues/14968 [i915#3804]: https://gitlab.freedesktop.org/drm/i915/kernel/-/issues/3804 Build changes ------------- * Linux: xe-4044-d05a764cda694ab87c96960a6a06da34db443255 -> xe-pw-156738v3 IGT_8607: 8607 xe-4044-d05a764cda694ab87c96960a6a06da34db443255: d05a764cda694ab87c96960a6a06da34db443255 xe-pw-156738v3: 156738v3 == Logs == For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-156738v3/index.html [-- Attachment #2: Type: text/html, Size: 32432 bytes --] ^ permalink raw reply [flat|nested] 11+ messages in thread
* [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC @ 2025-11-12 18:51 Sk Anirban 2025-11-12 18:51 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban 0 siblings, 1 reply; 11+ messages in thread From: Sk Anirban @ 2025-11-12 18:51 UTC (permalink / raw) To: intel-xe Cc: anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar, rodrigo.vivi, Sk Anirban This series eliminates cached frequency values that were causing stale data in GuC SLPC parameter handling. Both RPe and RPa frequencies are now read live from hardware registers on each request. Sk Anirban (2): drm/xe/guc: Eliminate RPe caching for SLPC parameter handling drm/xe/guc: Eliminate RPa frequency caching drivers/gpu/drm/xe/xe_guc_pc.c | 100 +++++++++++++-------------- drivers/gpu/drm/xe/xe_guc_pc_types.h | 4 -- 2 files changed, 50 insertions(+), 54 deletions(-) -- 2.43.0 ^ permalink raw reply [flat|nested] 11+ messages in thread
* [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling 2025-11-12 18:51 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban @ 2025-11-12 18:51 ` Sk Anirban 0 siblings, 0 replies; 11+ messages in thread From: Sk Anirban @ 2025-11-12 18:51 UTC (permalink / raw) To: intel-xe Cc: anshuman.gupta, badal.nilawar, riana.tauro, karthik.poosa, raag.jadav, soham.purkait, mallesh.koujalagi, vinay.belgaumkar, rodrigo.vivi, Sk Anirban RPe is runtime-determined by PCODE and caching it caused stale values, leading to incorrect GuC SLPC parameter settings. Drop the cached rpe_freq field and query fresh values from hardware on each use to ensure GuC SLPC parameters reflect current RPe. v2: Remove cached RPe frequency field (Rodrigo) v3: Remove extra variable (Vinay) Modify function name (Vinay) v4: Maintain a separate function for PVC (Rodrigo) v5: Avoid RPn update while fetching RPe frequency (Rodrigo) v6: Split platform-specific RPe comments (Vinay) Closes: https://gitlab.freedesktop.org/drm/xe/kernel/-/issues/5166 Signed-off-by: Sk Anirban <sk.anirban@intel.com> Reviewed-by: Vinay Belgaumkar <vinay.belgaumkar@intel.com> --- drivers/gpu/drm/xe/xe_guc_pc.c | 61 +++++++++++++++------------- drivers/gpu/drm/xe/xe_guc_pc_types.h | 2 - 2 files changed, 32 insertions(+), 31 deletions(-) diff --git a/drivers/gpu/drm/xe/xe_guc_pc.c b/drivers/gpu/drm/xe/xe_guc_pc.c index ff22235857f8..4c48115f1795 100644 --- a/drivers/gpu/drm/xe/xe_guc_pc.c +++ b/drivers/gpu/drm/xe/xe_guc_pc.c @@ -331,7 +331,7 @@ static int pc_set_min_freq(struct xe_guc_pc *pc, u32 freq) * Our goal is to have the admin choices respected. */ pc_action_set_param(pc, SLPC_PARAM_IGNORE_EFFICIENT_FREQUENCY, - freq < pc->rpe_freq); + freq < xe_guc_pc_get_rpe_freq(pc)); return pc_action_set_param(pc, SLPC_PARAM_GLOBAL_MIN_GT_UNSLICE_FREQ_MHZ, @@ -376,7 +376,7 @@ static void mtl_update_rpa_value(struct xe_guc_pc *pc) pc->rpa_freq = decode_freq(REG_FIELD_GET(MTL_RPA_MASK, reg)); } -static void mtl_update_rpe_value(struct xe_guc_pc *pc) +static u32 mtl_get_rpe_freq(struct xe_guc_pc *pc) { struct xe_gt *gt = pc_to_gt(pc); u32 reg; @@ -386,7 +386,7 @@ static void mtl_update_rpe_value(struct xe_guc_pc *pc) else reg = xe_mmio_read32(>->mmio, MTL_GT_RPE_FREQUENCY); - pc->rpe_freq = decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); + return decode_freq(REG_FIELD_GET(MTL_RPE_MASK, reg)); } static void tgl_update_rpa_value(struct xe_guc_pc *pc) @@ -409,24 +409,29 @@ static void tgl_update_rpa_value(struct xe_guc_pc *pc) } } -static void tgl_update_rpe_value(struct xe_guc_pc *pc) +static u32 pvc_get_rpe_freq(struct xe_guc_pc *pc) { struct xe_gt *gt = pc_to_gt(pc); - struct xe_device *xe = gt_to_xe(gt); u32 reg; /* * For PVC we still need to use fused RP1 as the approximation for RPe - * For other platforms than PVC we get the resolved RPe directly from + */ + reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); + return REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; +} + +static u32 tgl_get_rpe_freq(struct xe_guc_pc *pc) +{ + struct xe_gt *gt = pc_to_gt(pc); + u32 reg; + + /* + * For other platforms than PVC, we get the resolved RPe directly from * PCODE at a different register */ - if (xe->info.platform == XE_PVC) { - reg = xe_mmio_read32(>->mmio, PVC_RP_STATE_CAP); - pc->rpe_freq = REG_FIELD_GET(RP1_MASK, reg) * GT_FREQUENCY_MULTIPLIER; - } else { - reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); - pc->rpe_freq = REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; - } + reg = xe_mmio_read32(>->mmio, FREQ_INFO_REC); + return REG_FIELD_GET(RPE_MASK, reg) * GT_FREQUENCY_MULTIPLIER; } static void pc_update_rp_values(struct xe_guc_pc *pc) @@ -434,20 +439,10 @@ static void pc_update_rp_values(struct xe_guc_pc *pc) struct xe_gt *gt = pc_to_gt(pc); struct xe_device *xe = gt_to_xe(gt); - if (GRAPHICS_VERx100(xe) >= 1270) { + if (GRAPHICS_VERx100(xe) >= 1270) mtl_update_rpa_value(pc); - mtl_update_rpe_value(pc); - } else { + else tgl_update_rpa_value(pc); - tgl_update_rpe_value(pc); - } - - /* - * RPe is decided at runtime by PCODE. In the rare case where that's - * smaller than the fused min, we will trust the PCODE and use that - * as our minimum one. - */ - pc->rpn_freq = min(pc->rpn_freq, pc->rpe_freq); } /** @@ -561,9 +556,17 @@ u32 xe_guc_pc_get_rpa_freq(struct xe_guc_pc *pc) */ u32 xe_guc_pc_get_rpe_freq(struct xe_guc_pc *pc) { - pc_update_rp_values(pc); + struct xe_device *xe = pc_to_xe(pc); + u32 freq; - return pc->rpe_freq; + if (GRAPHICS_VERx100(xe) == 1260) + freq = pvc_get_rpe_freq(pc); + else if (GRAPHICS_VERx100(xe) >= 1270) + freq = mtl_get_rpe_freq(pc); + else + freq = tgl_get_rpe_freq(pc); + + return freq; } /** @@ -1022,7 +1025,7 @@ static int pc_set_mert_freq_cap(struct xe_guc_pc *pc) /* * Ensure min and max are bound by MERT_FREQ_CAP until driver loads. */ - ret = pc_set_min_freq(pc, min(pc->rpe_freq, pc_max_freq_cap(pc))); + ret = pc_set_min_freq(pc, min(xe_guc_pc_get_rpe_freq(pc), pc_max_freq_cap(pc))); if (!ret) ret = pc_set_max_freq(pc, min(pc->rp0_freq, pc_max_freq_cap(pc))); @@ -1340,7 +1343,7 @@ static void xe_guc_pc_fini_hw(void *arg) XE_WARN_ON(xe_guc_pc_stop(pc)); /* Bind requested freq to mert_freq_cap before unload */ - pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), pc->rpe_freq)); + pc_set_cur_freq(pc, min(pc_max_freq_cap(pc), xe_guc_pc_get_rpe_freq(pc))); xe_force_wake_put(gt_to_fw(pc_to_gt(pc)), fw_ref); } diff --git a/drivers/gpu/drm/xe/xe_guc_pc_types.h b/drivers/gpu/drm/xe/xe_guc_pc_types.h index 5e4ea53fbee6..f27c05d81706 100644 --- a/drivers/gpu/drm/xe/xe_guc_pc_types.h +++ b/drivers/gpu/drm/xe/xe_guc_pc_types.h @@ -21,8 +21,6 @@ struct xe_guc_pc { u32 rp0_freq; /** @rpa_freq: HW RPa frequency - The Achievable one */ u32 rpa_freq; - /** @rpe_freq: HW RPe frequency - The Efficient one */ - u32 rpe_freq; /** @rpn_freq: HW RPN frequency - The Minimum one */ u32 rpn_freq; /** @user_requested_min: Stash the minimum requested freq by user */ -- 2.43.0 ^ permalink raw reply related [flat|nested] 11+ messages in thread
end of thread, other threads:[~2025-11-12 18:57 UTC | newest] Thread overview: 11+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2025-11-04 19:57 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban 2025-11-04 19:57 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban 2025-11-07 1:51 ` Belgaumkar, Vinay 2025-11-08 3:23 ` Rodrigo Vivi 2025-11-10 9:46 ` Anirban, Sk 2025-11-04 19:57 ` [PATCH v6 2/2] drm/xe/guc: Eliminate RPa frequency caching Sk Anirban 2025-11-08 3:21 ` Rodrigo Vivi 2025-11-05 2:51 ` ✓ CI.KUnit: success for drm/xe/guc: Remove cached frequency values for GuC SLPC (rev3) Patchwork 2025-11-05 3:54 ` ✓ Xe.CI.BAT: " Patchwork 2025-11-05 9:46 ` ✓ Xe.CI.Full: " Patchwork -- strict thread matches above, loose matches on Subject: below -- 2025-11-12 18:51 [PATCH v6 0/2] drm/xe/guc: Remove cached frequency values for GuC SLPC Sk Anirban 2025-11-12 18:51 ` [PATCH v6 1/2] drm/xe/guc: Eliminate RPe caching for SLPC parameter handling Sk Anirban
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox