From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: "Poosa, Karthik" <karthik.poosa@intel.com>
Cc: <intel-xe@lists.freedesktop.org>, <anshuman.gupta@intel.com>,
<badal.nilawar@intel.com>, <raag.jadav@intel.com>,
<riana.tauro@intel.com>
Subject: Re: [PATCH v13 12/16] drm/xe/hwmon: Update memory controller temperature offset for CRI
Date: Wed, 14 Oct 2026 16:01:48 -0400 [thread overview]
Message-ID: <as_frGsOPZa89Nq4@intel.com> (raw)
In-Reply-To: <e7e47f48-112f-48b3-898f-af2a4fc6788c@intel.com>
On Thu, Oct 15, 2026 at 01:03:36AM +0530, Poosa, Karthik wrote:
>
> On 14-10-2026 23:22, Rodrigo Vivi wrote:
> > On Wed, Oct 14, 2026 at 05:28:02PM +0530, Karthik Poosa wrote:
> > > On CRI the memory controller temperatures moved in the READ_THERMAL_DATA
> > > output: they now occupy bytes 16..19 instead of starting at byte 2.
> > >
> > > Read and average the CRI memory controller sensors from bytes 16..19,
> > > keeping the existing byte 2..count-1 range for earlier platforms. Only
> > > the group(s) covering the used bytes are fetched.
> > >
> > > Signed-off-by: Karthik Poosa <karthik.poosa@intel.com>
> > > ---
> > >
> > > v2: Use the CRI memory temperature mapping only on
> > > Crescent Island. (sashiko)
> > >
> > > drivers/gpu/drm/xe/xe_hwmon.c | 20 ++++++++++++++++----
> > > 1 file changed, 16 insertions(+), 4 deletions(-)
> > >
> > > diff --git a/drivers/gpu/drm/xe/xe_hwmon.c b/drivers/gpu/drm/xe/xe_hwmon.c
> > > index dad2397db141..eef6560569ce 100644
> > > --- a/drivers/gpu/drm/xe/xe_hwmon.c
> > > +++ b/drivers/gpu/drm/xe/xe_hwmon.c
> > > @@ -109,6 +109,10 @@ enum sensor_attr_power {
> > > /* Index of memory controller in READ_THERMAL_DATA output */
> > > #define TEMP_INDEX_MCTRL 2
> > > +/* On CRI the memory controller temperatures are READ_THERMAL_DATA bytes 16..19. */
> > > +#define CRI_TEMP_INDEX_MCTRL 16
> > > +#define CRI_TEMP_MCTRL_COUNT 4
> > > +
> > > /* Mailbox sentinel reported for an unavailable temperature sensor */
> > > #define TEMP_MBX_INVALID 0xFF
> > > @@ -986,14 +990,22 @@ static int mbx_temp_decode(u8 value)
> > > static int get_mc_temp(struct xe_hwmon *hwmon, long *val)
> > > {
> > > struct xe_tile *root_tile = xe_device_get_root_tile(hwmon->xe);
> > > - int ret, i, count = 0;
> > > + int ret, i, start, end, count = 0;
> > > s32 average = 0;
> > > + u32 data = 0;
> > > guard(mutex)(&hwmon->hwmon_lock);
> > > - for (i = 0; i < DIV_ROUND_UP(hwmon->temp.count, sizeof(u32)); i++) {
> > > - u32 data = 0;
> > > + /* CRI relocated the memory controller temperatures to READ_THERMAL_DATA bytes 16..19. */
> > > + if (hwmon->xe->info.platform == XE_CRESCENTISLAND) {
> > we need to be consistent... we either use >= cri everywhere or we use ==...
>
> I used == explicitly here, as sensor mapping can change based on the
> platform configuration.
>
> where as MMIO definitions and mailbox definitions are expected to be same in
> future platforms.
I'm afraid we cannot assure that. I just want us to be consistent,
that's all.
>
> if those can change, I shall make all places == XE_CRESCENTISLAND
probably better.
with that:
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
and keep anywhere that is modified
>
> >
> > > + start = CRI_TEMP_INDEX_MCTRL;
> > > + end = CRI_TEMP_INDEX_MCTRL + CRI_TEMP_MCTRL_COUNT;
> > > + } else {
> > > + start = TEMP_INDEX_MCTRL;
> > > + end = hwmon->temp.count - 1;
> > > + }
> > > + for (i = start / sizeof(u32); i < DIV_ROUND_UP(end, sizeof(u32)); i++) {
> > > ret = xe_pcode_read(root_tile, PCODE_MBOX(PCODE_THERMAL_INFO, READ_THERMAL_DATA, i),
> > > &data, NULL);
> > > if (ret)
> > > @@ -1002,7 +1014,7 @@ static int get_mc_temp(struct xe_hwmon *hwmon, long *val)
> > > hwmon->temp.dword[i] = cpu_to_le32(data);
> > > }
> > > - for (i = TEMP_INDEX_MCTRL; i < hwmon->temp.count - 1; i++) {
> > > + for (i = start; i < end; i++) {
> > > if (!mbx_temp_valid(hwmon, hwmon->temp.value[i]))
> > > continue;
> > > average += mbx_temp_decode(hwmon->temp.value[i]);
> > > --
> > > 2.25.1
> > >
next prev parent reply other threads:[~2026-10-14 20:02 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-14 11:57 [PATCH v13 00/16] drm/xe/hwmon: Update hwmon thermal mailbox Karthik Poosa
2026-10-14 11:57 ` [PATCH v13 01/16] drm/xe/hwmon: Fix pcode power limit handling Karthik Poosa
2026-10-14 17:46 ` Rodrigo Vivi
2026-10-14 11:57 ` [PATCH v13 02/16] drm/xe/hwmon: Decode mailbox temperature as sign-magnitude Karthik Poosa
2026-10-14 11:57 ` [PATCH v13 03/16] drm/xe/hwmon: Fix thermal sensor data handling Karthik Poosa
2026-10-14 12:16 ` sashiko-bot
2026-10-14 13:42 ` Poosa, Karthik
2026-10-14 17:49 ` Rodrigo Vivi
2026-10-14 11:57 ` [PATCH v13 04/16] drm/xe/hwmon: Add helpers to validate thermal sensor readings Karthik Poosa
2026-10-14 12:11 ` sashiko-bot
2026-10-14 13:17 ` Poosa, Karthik
2026-10-14 17:51 ` Rodrigo Vivi
2026-10-14 11:57 ` [PATCH v13 05/16] drm/xe/hwmon: Handle unavailable memory controller sensors Karthik Poosa
2026-10-14 11:57 ` [PATCH v13 06/16] drm/xe/hwmon: Detect unavailable PCIe thermal sensors Karthik Poosa
2026-10-14 11:57 ` [PATCH v13 07/16] drm/xe/hwmon: Consolidate temperature sensor availability checks Karthik Poosa
2026-10-14 11:57 ` [PATCH v13 08/16] drm/xe/hwmon: Cache temperature availability to reduce probe time Karthik Poosa
2026-10-14 11:57 ` [PATCH v13 09/16] drm/xe/hwmon: use CRI-specific package and VRAM temperature registers Karthik Poosa
2026-10-14 11:58 ` [PATCH v13 10/16] drm/xe/hwmon: Add platform-aware VRAM thermal channel support Karthik Poosa
2026-10-14 11:58 ` [PATCH v13 11/16] drm/xe/hwmon: Decode CRI temperature registers as IEEE-754 Karthik Poosa
2026-10-14 17:53 ` Rodrigo Vivi
2026-10-14 11:58 ` [PATCH v13 12/16] drm/xe/hwmon: Update memory controller temperature offset for CRI Karthik Poosa
2026-10-14 17:52 ` Rodrigo Vivi
2026-10-14 19:33 ` Poosa, Karthik
2026-10-14 20:01 ` Rodrigo Vivi [this message]
2026-10-14 11:58 ` [PATCH v13 13/16] drm/xe/hwmon: add PCIe temperature support " Karthik Poosa
2026-10-14 11:58 ` [PATCH v13 14/16] drm/xe/hwmon: Simplify temperature channels config Karthik Poosa
2026-10-14 11:58 ` [PATCH v13 15/16] drm/xe: Validate thermal sensor count before reads Karthik Poosa
2026-10-14 17:53 ` Rodrigo Vivi
2026-10-14 11:58 ` [PATCH v13 16/16] drm/xe/hwmon: Propagate all hardware read errors Karthik Poosa
2026-10-14 12:12 ` ✓ CI.KUnit: success for drm/xe/hwmon: Update hwmon thermal mailbox Patchwork
2026-10-14 18:40 ` ✓ Xe.CI.BAT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=as_frGsOPZa89Nq4@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=anshuman.gupta@intel.com \
--cc=badal.nilawar@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=karthik.poosa@intel.com \
--cc=raag.jadav@intel.com \
--cc=riana.tauro@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox