From: Andre Przywara <andre.przywara@arm.com>
To: Ben Horgan <ben.horgan@arm.com>,
Lorenzo Pieralisi <lpieralisi@kernel.org>,
Hanjun Guo <guohanjun@huawei.com>,
Sudeep Holla <sudeep.holla@kernel.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will@kernel.org>,
"Rafael J . Wysocki" <rafael@kernel.org>,
Len Brown <lenb@kernel.org>, James Morse <james.morse@arm.com>,
Reinette Chatre <reinette.chatre@intel.com>,
Fenghua Yu <fenghuay@nvidia.com>
Cc: Jonathan Cameron <jic23@kernel.org>,
Srivathsa L Rao <srivathsa.rao@oss.qualcomm.com>,
Ganapatrao Kulkarni <ganapatrao.kulkarni@oss.qualcomm.com>,
Trilok Soni <tsoni@quicinc.com>,
Srinivas Ramana <sramana@qti.qualcomm.com>,
Niyas Sait <niyas.sait@arm.com>,
linux-acpi@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 14/15] arm_mpam: prevent MPAM-Fb accesses inside IRQ handler
Date: Thu, 9 Jul 2026 14:06:56 +0200 [thread overview]
Message-ID: <00e8ba98-735d-4c78-9056-3032036183e7@arm.com> (raw)
In-Reply-To: <f418f531-bc0b-4bff-a96f-121034c6c693@arm.com>
Hi,
On 7/3/26 12:54, Ben Horgan wrote:
> Hi Andre,
>
> On 7/2/26 17:22, Andre Przywara wrote:
>> When an MPAM MSC gets into an error condition, it can trigger an error
>> IRQ. We cannot really do much about those errors, but we at least query
>> and log the error, then disable MPAM functionality.
>>
>> This error report relies on reading the MSC's error status register
>> (ESR) in the IRQ handler, which is not possible for MPAM-Fb based
>> MSC accesses, since they involve mailbox routines that might sleep.
>> The same is true for clearing the interrupt at the source, which
>> requires MSC access.
>>
>> For simplicity just skip the ESR read when the MSC is not using direct
>> MMIO accesses, and just ignore the pending interrupts. We will wrap up
>> MPAM functionality regardless, knowing the exact error value will not
>> change that.
>>
>> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
>> ---
>> drivers/resctrl/mpam_devices.c | 35 +++++++++++++++++++---------------
>> 1 file changed, 20 insertions(+), 15 deletions(-)
>>
>> diff --git a/drivers/resctrl/mpam_devices.c b/drivers/resctrl/mpam_devices.c
>> index b858ff389bff..4a088e6cd235 100644
>> --- a/drivers/resctrl/mpam_devices.c
>> +++ b/drivers/resctrl/mpam_devices.c
>> @@ -2639,7 +2639,7 @@ static int mpam_disable_msc_ecr(void *_msc)
>>
>> static irqreturn_t __mpam_irq_handler(int irq, struct mpam_msc *msc)
>> {
>> - u64 reg;
>> + u64 reg = 0;
>> u16 partid;
>> u8 errcode, pmg, ris;
>>
>> @@ -2648,25 +2648,30 @@ static irqreturn_t __mpam_irq_handler(int irq, struct mpam_msc *msc)
>> &msc->accessibility)))
>> return IRQ_NONE;
>>
>> - mpam_msc_read_esr(msc, ®);
>> + /* MPAM-Fb MSC accesses cannot be done in atomic context. */
>> + if (msc->iface == MPAM_IFACE_MMIO) {
>> + mpam_msc_read_esr(msc, ®);
>>
>> - errcode = FIELD_GET(MPAMF_ESR_ERRCODE, reg);
>> - if (!errcode)
>> - return IRQ_NONE;
>> + errcode = FIELD_GET(MPAMF_ESR_ERRCODE, reg);
>> + if (!errcode)
>> + return IRQ_NONE;
>>
>> - /* Clear level triggered irq */
>> - mpam_msc_clear_esr(msc);
>> + /* Clear level triggered irq */
>> + mpam_msc_clear_esr(msc);
>>
>> - partid = FIELD_GET(MPAMF_ESR_PARTID_MON, reg);
>> - pmg = FIELD_GET(MPAMF_ESR_PMG, reg);
>> - ris = FIELD_GET(MPAMF_ESR_RIS, reg);
>> + partid = FIELD_GET(MPAMF_ESR_PARTID_MON, reg);
>> + pmg = FIELD_GET(MPAMF_ESR_PMG, reg);
>> + ris = FIELD_GET(MPAMF_ESR_RIS, reg);
>>
>> - pr_err_ratelimited("error irq from msc:%u '%s', partid:%u, pmg: %u, ris: %u\n",
>> - msc->id, mpam_errcode_names[errcode], partid, pmg,
>> - ris);
>> + pr_err_ratelimited("error irq from msc:%u '%s', partid:%u, pmg: %u, ris: %u\n",
>> + msc->id, mpam_errcode_names[errcode], partid,
>> + pmg, ris);
>>
>> - /* Disable this interrupt. */
>> - mpam_disable_msc_ecr(msc);
>> + /* Disable this interrupt. */
>> + mpam_disable_msc_ecr(msc);
>
> As an error interrupt is final can we just disable the IRQ?
Doing that should be covered by mpam_unregister_irqs() as part of the
mpam_broken_work, shouldn't it? Or do you want to do it earlier?
> Is it
> useful? I see there is a function disable_irq_no_sync().
If we want to do it earlier, the _nosync variant sounds promising,
although the comment talks about it being nested, so I guess it would
need to be balanced? Which might be tricky here, since I guess the IRQ
would be disabled again in mpam_unregister_irqs()?
>> + } else {
>> + pr_err_ratelimited("unknown error irq from msc:%u\n", msc->id);
>
> Should we report by irq number?
> As MSC may share interrupts we don't know which MSC caused the error irq
> at this point. On MMIO platforms we read the ESR to establish this.
I see what you mean, though I am not sure if the user would be able to
make sense of any interrupt number? I would put it in anyway, more
information doesn't hurt.
Cheers,
Andre
> Thanks,
>
> Ben
>
>> + }
>>
>> /* Are we racing with the thread disabling MPAM? */
>> if (!mpam_is_enabled())
>
next prev parent reply other threads:[~2026-07-09 12:07 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-02 16:22 [PATCH v2 00/15] arm_mpam: Add MPAM-Fb firmware support Andre Przywara
2026-07-02 16:22 ` [PATCH v2 01/15] arm_mpam: let low level MSC read accessors return an error Andre Przywara
2026-07-02 16:22 ` [PATCH v2 02/15] arm_mpam: propagate MSC read errors for wrapper functions Andre Przywara
2026-07-01 19:56 ` Ben Horgan
2026-07-09 7:34 ` Andre Przywara
2026-07-02 16:22 ` [PATCH v2 03/15] arm_mpam: propagate MSC read errors for hw_probe functions Andre Przywara
2026-07-01 20:00 ` Ben Horgan
2026-07-09 7:35 ` Andre Przywara
2026-07-02 16:22 ` [PATCH v2 04/15] arm_mpam: propagate MSC read errors for mpam_msc_read_mbwu_l() Andre Przywara
2026-07-01 20:06 ` Ben Horgan
2026-07-09 7:36 ` Andre Przywara
2026-07-09 8:42 ` Ben Horgan
2026-07-02 16:22 ` [PATCH v2 05/15] arm_mpam: propagate MSC read errors for msmon helpers Andre Przywara
2026-07-02 16:22 ` [PATCH v2 06/15] arm_mpam: propagate MSC read errors for __ris_msmon_read() Andre Przywara
2026-07-01 20:14 ` Ben Horgan
2026-07-09 7:43 ` Andre Przywara
2026-07-02 16:22 ` [PATCH v2 07/15] arm_mpam: propagate MSC read errors for state saving functions Andre Przywara
2026-07-01 20:19 ` Ben Horgan
2026-07-09 10:03 ` Andre Przywara
2026-07-02 16:22 ` [PATCH v2 08/15] arm_mpam: let low level MSC write accessors return an error Andre Przywara
2026-07-02 16:22 ` [PATCH v2 09/15] arm_mpam: propagate MSC write errors for ESR and part_sel wrappers Andre Przywara
2026-07-02 16:22 ` [PATCH v2 10/15] arm_mpam: propagate MSC write errors for hardware probe functions Andre Przywara
2026-07-02 16:22 ` [PATCH v2 11/15] arm_mpam: propagate MSC write errors for remaining MSC write users Andre Przywara
2026-07-02 16:22 ` [PATCH v2 12/15] arm_mpam: Split the locking around the mon_sel registers Andre Przywara
2026-07-01 21:01 ` Ben Horgan
2026-07-02 16:22 ` [PATCH v2 13/15] arm_mpam: add MPAM-Fb MSC firmware access support Andre Przywara
2026-07-08 11:21 ` Ben Horgan
2026-07-09 21:54 ` Andre Przywara
2026-07-02 16:22 ` [PATCH v2 14/15] arm_mpam: prevent MPAM-Fb accesses inside IRQ handler Andre Przywara
2026-07-03 10:54 ` Ben Horgan
2026-07-09 12:06 ` Andre Przywara [this message]
2026-07-09 13:27 ` Ben Horgan
2026-07-02 16:22 ` [PATCH v2 15/15] arm_mpam: detect and enable MPAM-Fb PCC support Andre Przywara
2026-07-03 11:00 ` Ben Horgan
2026-07-09 9:42 ` Ben Horgan
2026-07-09 13:53 ` Andre Przywara
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=00e8ba98-735d-4c78-9056-3032036183e7@arm.com \
--to=andre.przywara@arm.com \
--cc=ben.horgan@arm.com \
--cc=catalin.marinas@arm.com \
--cc=fenghuay@nvidia.com \
--cc=ganapatrao.kulkarni@oss.qualcomm.com \
--cc=guohanjun@huawei.com \
--cc=james.morse@arm.com \
--cc=jic23@kernel.org \
--cc=lenb@kernel.org \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=niyas.sait@arm.com \
--cc=rafael@kernel.org \
--cc=reinette.chatre@intel.com \
--cc=sramana@qti.qualcomm.com \
--cc=srivathsa.rao@oss.qualcomm.com \
--cc=sudeep.holla@kernel.org \
--cc=tsoni@quicinc.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox