From: Yingjoe Chen <yingjoe.chen@mediatek.com>
To: Weiyi Lu <weiyi.lu@mediatek.com>
Cc: Rob Herring <robh@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>,
srv_heupstream@mediatek.com, Stephen Boyd <sboyd@kernel.org>,
linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org,
Matthias Brugger <matthias.bgg@gmail.com>,
linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 19/34] clk: mediatek: Add MT8192 imp i2c wrapper c clock support
Date: Sun, 25 Oct 2020 00:22:36 +0800 [thread overview]
Message-ID: <1603556556.28119.4.camel@mtksdaap41> (raw)
In-Reply-To: <1603370247-30437-20-git-send-email-weiyi.lu@mediatek.com>
On Thu, 2020-10-22 at 20:37 +0800, Weiyi Lu wrote:
> Add MT8192 imp i2c wrapper c clock provider
>
> Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
> ---
> drivers/clk/mediatek/Kconfig | 6 +++
> drivers/clk/mediatek/Makefile | 1 +
> drivers/clk/mediatek/clk-mt8192-imp_iic_wrap_c.c | 62 ++++++++++++++++++++++++
> 3 files changed, 69 insertions(+)
> create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap_c.c
>
> diff --git a/drivers/clk/mediatek/Kconfig b/drivers/clk/mediatek/Kconfig
> index 99b0168..a0eb76d 100644
> --- a/drivers/clk/mediatek/Kconfig
> +++ b/drivers/clk/mediatek/Kconfig
> @@ -491,6 +491,12 @@ config COMMON_CLK_MT8192_IMGSYS2
> help
> This driver supports MediaTek MT8192 imgsys2 clocks.
>
> +config COMMON_CLK_MT8192_IMP_IIC_WRAP_C
> + bool "Clock driver for MediaTek MT8192 imp_iic_wrap_c"
> + depends on COMMON_CLK_MT8192
> + help
> + This driver supports MediaTek MT8192 imp_iic_wrap_c clocks.
> +
> config COMMON_CLK_MT8516
> bool "Clock driver for MediaTek MT8516"
> depends on ARCH_MEDIATEK || COMPILE_TEST
> diff --git a/drivers/clk/mediatek/Makefile b/drivers/clk/mediatek/Makefile
> index 012a01a..8aac821 100644
> --- a/drivers/clk/mediatek/Makefile
> +++ b/drivers/clk/mediatek/Makefile
> @@ -69,5 +69,6 @@ obj-$(CONFIG_COMMON_CLK_MT8192_CAMSYS_RAWB) += clk-mt8192-cam_rawb.o
> obj-$(CONFIG_COMMON_CLK_MT8192_CAMSYS_RAWC) += clk-mt8192-cam_rawc.o
> obj-$(CONFIG_COMMON_CLK_MT8192_IMGSYS) += clk-mt8192-img.o
> obj-$(CONFIG_COMMON_CLK_MT8192_IMGSYS2) += clk-mt8192-img2.o
> +obj-$(CONFIG_COMMON_CLK_MT8192_IMP_IIC_WRAP_C) += clk-mt8192-imp_iic_wrap_c.o
> obj-$(CONFIG_COMMON_CLK_MT8516) += clk-mt8516.o
> obj-$(CONFIG_COMMON_CLK_MT8516_AUDSYS) += clk-mt8516-aud.o
> diff --git a/drivers/clk/mediatek/clk-mt8192-imp_iic_wrap_c.c b/drivers/clk/mediatek/clk-mt8192-imp_iic_wrap_c.c
> new file mode 100644
> index 0000000..e7a0033
> --- /dev/null
> +++ b/drivers/clk/mediatek/clk-mt8192-imp_iic_wrap_c.c
> @@ -0,0 +1,62 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +//
> +// Copyright (c) 2020 MediaTek Inc.
> +// Author: Weiyi Lu <weiyi.lu@mediatek.com>
> +
> +#include <linux/clk-provider.h>
> +#include <linux/platform_device.h>
> +
> +#include "clk-mtk.h"
> +#include "clk-gate.h"
> +
> +#include <dt-bindings/clock/mt8192-clk.h>
> +
> +static const struct mtk_gate_regs imp_iic_wrap_c_cg_regs = {
> + .set_ofs = 0xe08,
> + .clr_ofs = 0xe04,
> + .sta_ofs = 0xe00,
> +};
> +
> +#define GATE_IMP_IIC_WRAP_C(_id, _name, _parent, _shift) \
> + GATE_MTK_FLAGS(_id, _name, _parent, &imp_iic_wrap_c_cg_regs, _shift, \
> + &mtk_clk_gate_ops_setclr, CLK_OPS_PARENT_ENABLE)
> +
> +static const struct mtk_gate imp_iic_wrap_c_clks[] = {
> + GATE_IMP_IIC_WRAP_C(CLK_IMP_IIC_WRAP_C_I2C10, "imp_iic_wrap_c_i2c10", "infra_i2c0", 0),
> + GATE_IMP_IIC_WRAP_C(CLK_IMP_IIC_WRAP_C_I2C11, "imp_iic_wrap_c_i2c11", "infra_i2c0", 1),
> + GATE_IMP_IIC_WRAP_C(CLK_IMP_IIC_WRAP_C_I2C12, "imp_iic_wrap_c_i2c12", "infra_i2c0", 2),
> + GATE_IMP_IIC_WRAP_C(CLK_IMP_IIC_WRAP_C_I2C13, "imp_iic_wrap_c_i2c13", "infra_i2c0", 3),
> +};
> +
> +static int clk_mt8192_imp_iic_wrap_c_probe(struct platform_device *pdev)
> +{
> + struct clk_onecell_data *clk_data;
> + struct device_node *node = pdev->dev.of_node;
> + int r;
> +
> + clk_data = mtk_alloc_clk_data(CLK_IMP_IIC_WRAP_C_NR_CLK);
> + if (!clk_data)
> + return -ENOMEM;
> +
> + r = mtk_clk_register_gates(node, imp_iic_wrap_c_clks, ARRAY_SIZE(imp_iic_wrap_c_clks),
> + clk_data);
> + if (r)
> + return r;
> +
> + return of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
> +}
> +
> +static const struct of_device_id of_match_clk_mt8192_imp_iic_wrap_c[] = {
> + { .compatible = "mediatek,mt8192-imp_iic_wrap_c", },
> + {}
> +};
It seems these mt8192-imp_iic_wrap_* drivers are very similar.
I think it make more sense to use 1 single driver to provide them, ie:
+static const struct of_device_id of_match_clk_mt8192_imp_iic_wrap[] = {
+ { .compatible = "mediatek,mt8192-imp_iic_wrap_c", imp_iic_wrap_c_clks},
+ { .compatible = "mediatek,mt8192-imp_iic_wrap_e", imp_iic_wrap_e_clks},
+ { .compatible = "mediatek,mt8192-imp_iic_wrap_n", imp_iic_wrap_n_clks},
....
+ {}
+};
Maybe other clk drivers can be merged to the same driverl.
Joe.C
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-10-24 16:24 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-22 12:36 [PATCH v4 00/34] Mediatek MT8192 clock support Weiyi Lu
2020-10-22 12:36 ` [PATCH v4 01/34] dt-bindings: ARM: Mediatek: Add new document bindings of camsys raw controller Weiyi Lu
2020-10-22 12:36 ` [PATCH v4 02/34] dt-bindings: ARM: Mediatek: Add new document bindings of imp i2c wrapper controller Weiyi Lu
2020-10-22 12:36 ` [PATCH v4 03/34] dt-bindings: ARM: Mediatek: Add new document bindings of mdpsys controller Weiyi Lu
2020-10-22 12:36 ` [PATCH v4 04/34] dt-bindings: ARM: Mediatek: Add new document bindings of msdc controller Weiyi Lu
2020-10-22 12:36 ` [PATCH v4 05/34] dt-bindings: ARM: Mediatek: Add new document bindings of scp adsp controller Weiyi Lu
2020-10-22 12:36 ` [PATCH v4 06/34] dt-bindings: ARM: Mediatek: Add new document bindings of vdecsys soc controller Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 07/34] dt-bindings: ARM: Mediatek: Document bindings of MT8192 clock controllers Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 08/34] clk: mediatek: Add dt-bindings of MT8192 clocks Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 09/34] clk: mediatek: Fix asymmetrical PLL enable and disable control Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 10/34] clk: mediatek: Add configurable enable control to mtk_pll_data Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 11/34] clk: mediatek: Add MT8192 basic clocks support Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 12/34] clk: mediatek: Add MT8192 audio clock support Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 13/34] clk: mediatek: Add MT8192 camsys " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 14/34] clk: mediatek: Add MT8192 camsys rawa " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 15/34] clk: mediatek: Add MT8192 camsys rawb " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 16/34] clk: mediatek: Add MT8192 camsys rawc " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 17/34] clk: mediatek: Add MT8192 imgsys " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 18/34] clk: mediatek: Add MT8192 imgsys2 " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 19/34] clk: mediatek: Add MT8192 imp i2c wrapper c " Weiyi Lu
2020-10-24 16:22 ` Yingjoe Chen [this message]
2020-10-22 12:37 ` [PATCH v4 20/34] clk: mediatek: Add MT8192 imp i2c wrapper e " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 21/34] clk: mediatek: Add MT8192 imp i2c wrapper n " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 22/34] clk: mediatek: Add MT8192 imp i2c wrapper s " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 23/34] clk: mediatek: Add MT8192 imp i2c wrapper w " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 24/34] clk: mediatek: Add MT8192 imp i2c wrapper ws " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 25/34] clk: mediatek: Add MT8192 ipesys " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 26/34] clk: mediatek: Add MT8192 mdpsys " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 27/34] clk: mediatek: Add MT8192 mfgcfg " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 28/34] clk: mediatek: Add MT8192 mmsys " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 29/34] clk: mediatek: Add MT8192 msdc top " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 30/34] clk: mediatek: Add MT8192 msdc " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 31/34] clk: mediatek: Add MT8192 scp adsp " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 32/34] clk: mediatek: Add MT8192 vdecsys " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 33/34] clk: mediatek: Add MT8192 vdecsys soc " Weiyi Lu
2020-10-22 12:37 ` [PATCH v4 34/34] clk: mediatek: Add MT8192 vencsys " Weiyi Lu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1603556556.28119.4.camel@mtksdaap41 \
--to=yingjoe.chen@mediatek.com \
--cc=drinkcat@chromium.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=srv_heupstream@mediatek.com \
--cc=weiyi.lu@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox