From: Krzysztof Kozlowski <krzk@kernel.org>
To: Linlin Zhang <linlin.zhang@oss.qualcomm.com>,
ebiggers@kernel.org, axboe@kernel.dk, mst@redhat.com,
jasowangio@gmail.com, James.Bottomley@HansenPartnership.com,
martin.petersen@oracle.com, robh@kernel.org, krzk+dt@kernel.org,
conor+dt@kernel.org, linux-block@vger.kernel.org,
linux-crypto@vger.kernel.org, linux-scsi@vger.kernel.org,
virtualization@lists.linux.dev, devicetree@vger.kernel.org,
linux-arm-msm@vger.kernel.org
Cc: neeraj.soni@oss.qualcomm.com, gaurav.kashyap@oss.qualcomm.com,
mani@kernel.org, andersson@kernel.org, konradybcio@kernel.org,
bvanassche@acm.org, alim.akhtar@samsung.com,
avri.altman@sandisk.com, stefanha@redhat.com,
pbonzini@redhat.com, eperezma@redhat.com,
xuanzhuo@linux.alibaba.com, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1 02/11] soc: qcom: add crypto_virt backend for virtio-blk inline crypto
Date: Tue, 1 Sep 2026 15:58:10 +0200 [thread overview]
Message-ID: <38389106-9609-4ec4-bc83-3d1b7fac3698@kernel.org> (raw)
In-Reply-To: <03097984-fded-477e-82b6-f9b31fd2f1d3@oss.qualcomm.com>
On 01/09/2026 11:39, Linlin Zhang wrote:
>
>
> On 8/31/2026 2:56 PM, Krzysztof Kozlowski wrote:
>> On 27/08/2026 18:07, Linlin Zhang wrote:
>>> From: linlzhan <linlin.zhang@oss.qualcomm.com>
>>>
>>> In a Qualcomm GVM environment the ICE hardware is controlled by the
>>
>> What is GVM?
There is no such TLA (git grep).
Maybe you meant guest in a virtual machine? Don't use some qcom-specific
TLA.
>>
>
> GVM means Guest Virtual Machine. This is designed for the virtualization
> platform.
>
>>> host, GVM has no direct access to it. So, key operation in GVM is
>>> done through SCM calls rather than direct register access. In this
>>> way the access to ICE registers are offloaded to Trust Zone.
>>>
>>> Add QCOM_CRYPTO_VIRT, which implements struct virtblk_crypto_variant_ops
>>> for the virtio_blk_crypto_ext dispatch layer. It maps keyslot
>>> program/evict to qcom_scm_ice_set_key() and
>>> qcom_scm_ice_invalidate_key(), and software-secret derivation to
>>> qcom_scm_derive_sw_secret().
>>>
>>> Signed-off-by: linlzhan <linlin.zhang@oss.qualcomm.com>
>>> ---
>>> drivers/soc/qcom/Kconfig | 12 +++++
>>> drivers/soc/qcom/Makefile | 1 +
>>> drivers/soc/qcom/crypto_virt.c | 89 ++++++++++++++++++++++++++++++++++
>>> 3 files changed, 102 insertions(+)
>>> create mode 100644 drivers/soc/qcom/crypto_virt.c
>>>
>>> diff --git a/drivers/soc/qcom/Kconfig b/drivers/soc/qcom/Kconfig
>>> index 2b524154d9fb..6c632d114d45 100644
>>> --- a/drivers/soc/qcom/Kconfig
>>> +++ b/drivers/soc/qcom/Kconfig
>>> @@ -298,6 +298,18 @@ config QCOM_INLINE_CRYPTO_ENGINE
>>> tristate
>>> select QCOM_SCM
>>>
>>> +config QCOM_CRYPTO_VIRT
>>> + tristate "Qualcomm Technologies, Inc. Crypto Virt driver"
>>> + depends on VIRTBLK_CRYPTO_VIRTUALIZATION
>>> + depends on QCOM_SCM
>>> + default VIRTBLK_CRYPTO_VIRTUALIZATION if ARCH_QCOM
>>> + help
>>> + GVM-side hardware-wrapped-key SCM operations exposed to
>>> + virtio_blk's inline crypto layer: per-slot key programming and
>>> + eviction, and key derive/generate/prepare/import.
>>> + Say Y here to compile the driver as a part of kernel or M to compile
>>> + as a module.
>>> +
>>> config QCOM_KRYO_L2_ACCESSORS
>>> bool
>>> depends on ARM64
>>> diff --git a/drivers/soc/qcom/Makefile b/drivers/soc/qcom/Makefile
>>> index 798643be3590..6d4b7546d1fb 100644
>>> --- a/drivers/soc/qcom/Makefile
>>> +++ b/drivers/soc/qcom/Makefile
>>> @@ -39,5 +39,6 @@ obj-$(CONFIG_QCOM_KRYO_L2_ACCESSORS) += kryo-l2-accessors.o
>>> obj-$(CONFIG_QCOM_ICC_BWMON) += icc-bwmon.o
>>> qcom_ice-objs += ice.o
>>> obj-$(CONFIG_QCOM_INLINE_CRYPTO_ENGINE) += qcom_ice.o
>>> +obj-$(CONFIG_QCOM_CRYPTO_VIRT) += crypto_virt.o
>>> obj-$(CONFIG_QCOM_PBS) += qcom-pbs.o
>>> obj-$(CONFIG_QCOM_UBWC_CONFIG) += ubwc_config.o
>>> diff --git a/drivers/soc/qcom/crypto_virt.c b/drivers/soc/qcom/crypto_virt.c
>>> new file mode 100644
>>> index 000000000000..4ee2a36af6c1
>>> --- /dev/null
>>> +++ b/drivers/soc/qcom/crypto_virt.c
>>> @@ -0,0 +1,89 @@
>>> +// SPDX-License-Identifier: GPL-2.0-only
>>> +
>>> +#include <linux/module.h>
>>> +#include <linux/types.h>
>>> +#include <linux/blk-crypto.h>
>>> +#include <linux/virtio_blk_crypto_ext.h>
>>> +#include <linux/firmware/qcom/qcom_scm.h>
>>> +
>>> +static int crypto_virt_program_key(const struct blk_crypto_key *key,
>>> + unsigned int slot)
>>> +{
>>> + u32 dus_512_units;
>>> + int ret;
>>> +
>>> + if (!key || !key->size) {
>>> + pr_err("%s: invalid key\n", __func__);
>>> + return -EINVAL;
>>> + }
>>> +
>>> + /* Only AES-256-XTS has been tested so far. */
>>> + if (key->crypto_cfg.crypto_mode !=
>>> + BLK_ENCRYPTION_MODE_AES_256_XTS) {
>>> + pr_err_ratelimited("Unsupported crypto mode: %d\n",
>>> + key->crypto_cfg.crypto_mode);
>>> + return -EINVAL;
>>> + }
>>> +
>>> + /* qcom_scm_ice_set_key()'s data_unit_size is expressed in 512-byte units */
>>> + dus_512_units = key->crypto_cfg.data_unit_size / 512;
>>> +
>>> + ret = qcom_scm_ice_set_key(slot, key->bytes, key->size,
>>> + QCOM_SCM_ICE_CIPHER_AES_256_XTS, dus_512_units);
>>> + if (ret)
>>> + pr_err("%s: slot=%u ret=%d\n", __func__, slot, ret);
>>> +
>>> + return ret;
>>> +}
>>> +
>>> +static int crypto_virt_invalidate_key(unsigned int slot)
>>> +{
>>> + int ret;
>>> +
>>> + ret = qcom_scm_ice_invalidate_key(slot);
>>> + if (ret)
>>> + pr_err("%s: slot=%u ret=%d\n", __func__, slot, ret);
>>> +
>>> + return ret;
>>> +}
>>> +
>>> +static int crypto_virt_derive_sw_secret_key(const u8 *eph_key, size_t eph_key_size,
>>> + u8 sw_secret[BLK_CRYPTO_SW_SECRET_SIZE])
>>> +{
>>> + int ret;
>>> +
>>> + ret = qcom_scm_derive_sw_secret(eph_key, eph_key_size,
>>> + sw_secret, BLK_CRYPTO_SW_SECRET_SIZE);
>>> + if (ret == -EIO || ret == -EINVAL)
>>> + ret = -EBADMSG; /* probably invalid key */
>>> +
>>> + if (ret)
>>> + pr_err("%s: ret=%d\n", __func__, ret);
>>> +
>>> + return ret;
>>> +}
>>> +
>>> +static struct virtblk_crypto_variant_ops virtblk_crypto_qcom_vops = {
>>
>> Why is a crypto-handling code in drivers/soc/?
>>
>
> This driver is a Qualcomm vendor-specific driver, plays the similar role in the
Not really, there is nothing vendor specific here. Look at this code.
> guest, like the ice driver in the host. so I place it in drivers/soc/.
>
>>> + .owner = THIS_MODULE,
>>> + .program_key = crypto_virt_program_key,
>>> + .evict_key = crypto_virt_invalidate_key,
>>> + .derive_sw_secret_key = crypto_virt_derive_sw_secret_key,
>>> +};
>>> +
>>> +static int __init crypto_virt_init(void)
>>> +{
>>> + virtblk_set_crypto_ops(&virtblk_crypto_qcom_vops);
>>> + return 0;
>>> +}
>>> +module_init(crypto_virt_init);
>>> +
>>> +#if IS_MODULE(CONFIG_QCOM_CRYPTO_VIRT)
>>> +static void __exit crypto_virt_exit(void)
>>> +{
>>> + virtblk_set_crypto_ops(NULL);
>>> +}
>>> +module_exit(crypto_virt_exit);
>>> +#endif
>>
>> How do you instantiate this driver exactly?
>>
>
> This driver is not instantiated per device. It acts as a provider of
> Qualcomm vendor-specific inline crypto operations, which is based on
> qcom_scm driver, and registers a global virtblk_crypto_ops instance
> during module initialization. So that, each blk_crypto_ll_ops from
> virtio block driver in common kernel can be sent via qcom_smc driver.
If it is not instantiated, then it is dead code. Drop all this. Or read
my message again very carefully instead of replying with whatever copy
of commit msg. I did not ask what is this driver about. I did not ask
what it is providing. I asked how do you instantiate it or clarifying -
how do you load and run this code in final system.
This is just dead/unused code, straight from downstream.
NAK.
Best regards,
Krzysztof
next prev parent reply other threads:[~2026-09-01 13:58 UTC|newest]
Thread overview: 45+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-27 16:07 [PATCH v1 00/11] FBE virtualization: inline encryption for virtio-blk guests Linlin Zhang
2026-08-27 16:07 ` [PATCH v1 01/11] virtio_blk: add inline encryption support Linlin Zhang
2026-09-01 19:48 ` Stefan Hajnoczi
2026-09-02 5:58 ` Linlin Zhang
2026-08-27 16:07 ` [PATCH v1 02/11] soc: qcom: add crypto_virt backend for virtio-blk inline crypto Linlin Zhang
2026-08-31 6:56 ` Krzysztof Kozlowski
2026-09-01 9:39 ` Linlin Zhang
2026-09-01 13:58 ` Krzysztof Kozlowski [this message]
2026-08-27 16:07 ` [PATCH v1 03/11] soc: qcom: crypto_virt: add support for create, prepare and import keys Linlin Zhang
2026-08-31 6:58 ` Krzysztof Kozlowski
2026-09-01 10:31 ` Linlin Zhang
2026-09-01 14:01 ` Krzysztof Kozlowski
2026-08-27 16:07 ` [PATCH v1 04/11] dt-bindings: soc: qcom: add binding for qcom,crypto-virt Linlin Zhang
2026-08-31 7:01 ` Krzysztof Kozlowski
2026-09-01 10:40 ` Linlin Zhang
2026-08-27 16:07 ` [PATCH v1 05/11] blk-crypto: add slot-based inline encryption path Linlin Zhang
2026-09-01 19:06 ` Stefan Hajnoczi
2026-08-27 16:07 ` [PATCH v1 06/11] scsi: ufs: core: add slot path to ufshcd_prepare_lrbp_crypto Linlin Zhang
2026-09-01 19:08 ` Stefan Hajnoczi
2026-08-27 16:07 ` [PATCH v1 07/11] blk-crypto: move bio_crypt_dun_increment() to the public header Linlin Zhang
2026-09-01 19:13 ` Stefan Hajnoczi
2026-09-02 6:02 ` Linlin Zhang
2026-08-27 16:07 ` [PATCH v1 08/11] block: add /dev/blk-crypto-proxy for host-side virtio-blk inline encryption Linlin Zhang
2026-09-01 19:43 ` Stefan Hajnoczi
2026-08-27 16:07 ` [PATCH v1 09/11] soc: qcom: add ICE keyslot partitioning driver for guest VMs Linlin Zhang
2026-08-31 7:02 ` Krzysztof Kozlowski
2026-09-01 10:48 ` Linlin Zhang
2026-08-27 16:07 ` [PATCH v1 10/11] blk-crypto: add slot_offset to blk_crypto_profile Linlin Zhang
2026-08-27 16:07 ` [PATCH v1 11/11] scsi: ufs: ufs-qcom: support ICE keyslot partitioning for guest VMs Linlin Zhang
2026-08-31 7:03 ` Krzysztof Kozlowski
2026-09-01 10:54 ` Linlin Zhang
2026-09-01 14:02 ` Krzysztof Kozlowski
2026-08-27 18:42 ` [PATCH v1 00/11] FBE virtualization: inline encryption for virtio-blk guests Eric Biggers
2026-08-28 15:37 ` Linlin Zhang
2026-08-28 15:56 ` Linlin Zhang
2026-08-31 6:21 ` Linlin Zhang
2026-08-31 20:41 ` Stefan Hajnoczi
2026-09-01 9:21 ` Linlin Zhang
2026-09-01 18:47 ` Stefan Hajnoczi
2026-08-31 21:07 ` Eric Biggers
2026-09-01 8:22 ` Linlin Zhang
2026-09-01 8:45 ` Linlin Zhang
2026-09-01 19:44 ` Stefan Hajnoczi
2026-09-02 8:15 ` Linlin Zhang
2026-09-01 21:28 ` Eric Biggers
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=38389106-9609-4ec4-bc83-3d1b7fac3698@kernel.org \
--to=krzk@kernel.org \
--cc=James.Bottomley@HansenPartnership.com \
--cc=alim.akhtar@samsung.com \
--cc=andersson@kernel.org \
--cc=avri.altman@sandisk.com \
--cc=axboe@kernel.dk \
--cc=bvanassche@acm.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=ebiggers@kernel.org \
--cc=eperezma@redhat.com \
--cc=gaurav.kashyap@oss.qualcomm.com \
--cc=jasowangio@gmail.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linlin.zhang@oss.qualcomm.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-block@vger.kernel.org \
--cc=linux-crypto@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-scsi@vger.kernel.org \
--cc=mani@kernel.org \
--cc=martin.petersen@oracle.com \
--cc=mst@redhat.com \
--cc=neeraj.soni@oss.qualcomm.com \
--cc=pbonzini@redhat.com \
--cc=robh@kernel.org \
--cc=stefanha@redhat.com \
--cc=virtualization@lists.linux.dev \
--cc=xuanzhuo@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox