From: Dan Williams <dan.j.williams@intel.com>
To: Jonathan Cameron <Jonathan.Cameron@huawei.com>,
Dan Williams <dan.j.williams@intel.com>
Cc: Dave Jiang <dave.jiang@intel.com>, <linux-cxl@vger.kernel.org>,
<ira.weiny@intel.com>, <vishal.l.verma@intel.com>,
<alison.schofield@intel.com>, <dave@stgolabs.net>,
<jgg@nvidia.com>, <shiju.jose@huawei.com>
Subject: Re: [PATCH v1 14/19] cxl: Add support for fwctl RPC command to enable CXL feature commands
Date: Mon, 27 Jan 2025 16:40:48 -0800 [thread overview]
Message-ID: <67982790e13d1_2d1e294b0@dwillia2-xfh.jf.intel.com.notmuch> (raw)
In-Reply-To: <20250127105132.000072dd@huawei.com>
Jonathan Cameron wrote:
>
> > > +}
> > > +
> > > +static void *cxlctl_get_supported_features(struct cxl_features_state *cfs,
> > > + const struct fwctl_rpc_cxl *rpc_in,
> > > + size_t *out_len)
> > > +{
> > > + struct cxl_mbox_get_sup_feats_out *feat_out;
> > > + struct cxl_mbox_get_sup_feats_in feat_in;
> > > + struct cxl_feat_entry *saved, *pos;
> > > + int requested, copied;
> > > + size_t out_size;
> > > + u32 count;
> > > + u16 start;
> > > +
> > > + if (rpc_in->op_size != sizeof(feat_in))
> > > + return ERR_PTR(-EINVAL);
> > > +
> > > + if (copy_from_user(&feat_in, u64_to_user_ptr(rpc_in->in_payload),
> > > + rpc_in->op_size))
> > > + return ERR_PTR(-EFAULT);
> > > +
> > > + count = le32_to_cpu(feat_in.count);
> > > + start = le16_to_cpu(feat_in.start_idx);
> > > + requested = count / sizeof(*pos);
> > > +
> > > + /*
> > > + * Make sure that the total requested number of entries is not greater
> > > + * than the total number of supported features allowed for userspace.
> > > + */
> > > + if (start >= cfs->num_user_features)
> > > + return ERR_PTR(-EINVAL);
> > > +
> > > + requested = min_t(int, requested, cfs->num_user_features - start);
> > > +
> > > + out_size = sizeof(struct fwctl_rpc_cxl_out) + sizeof(*feat_out) +
> > > + requested * sizeof(*pos);
> > > +
> > > + struct fwctl_rpc_cxl_out *rpc_out __free(kvfree) =
> > > + kvzalloc(out_size, GFP_KERNEL);
> > > + if (!rpc_out)
> > > + return ERR_PTR(-ENOMEM);
> > > +
> > > + rpc_out->size = sizeof(*feat_out) + requested * sizeof(*pos);
> > > + feat_out = (struct cxl_mbox_get_sup_feats_out *)rpc_out->payload;
> > > + if (requested == 0) {
> > > + feat_out->num_entries = cpu_to_le16(requested);
> > > + feat_out->supported_feats = cpu_to_le16(cfs->num_user_features);
> > > + rpc_out->retval = CXL_MBOX_CMD_RC_SUCCESS;
> > > + *out_len = out_size;
> > > + return no_free_ptr(rpc_out);
> > > + }
> > > +
> > > + pos = &feat_out->ents[0];
> > > + saved = &cfs->entries[0];
> > > +
> > > + copied = 0;
> > > + for (int i = 0; i < cfs->num_features; i++, saved++) {
> > > + if (is_cxl_feature_exclusive(saved))
> > > + continue;
> >
> > I think it's fine to let userspace see that exclusive features are
> > present, just need to return EBUSY if userspace actually tries to use
> > them.
>
> To me, a poke it and see interface is really ugly.
That smells more like a matter of documentation. "Doctor it hurts when I
try to use the documented kernel-exclusive commands?"
> In many cases we could let "get" through even if the we are using the interface
> via some other kernel path and have it as exclusive.
> (I don't know how useful that is, but maybe it makes sense).
>
> If we ever do that, the only way to discover if an interface is available
> will be to try the set interface. Depending on design of feature
> that might have side effects - hopefully get never does!
I would not put it past some future device to make that mistake.
>
> Alternatives:
> 1. Flag. Maybe add something that makes it discoverable if a feature is
> in exclusive mode or not.
I notice that all existing defined Features set a non-zero "Get Feature
Size" in their Supported Feature Entry. I would not say "no" to just
zero-ing out Get Feature Size as a hint that "you might get EBUSY due to
kernel exclusivity with this command", but that still feels like
overkill compared to documentation.
> 2. Query type interface. So a way to actually ask if a given feature is
> usable.
Not sure we really need a programmatic way to read the documentation.
The CXL_MEM_COMMAND_FLAG_EXCLUSIVE flag is for cases where the
exclusivity is transient. For these features the exclusivity is
permanent, and I hope we never need to cross that
transient-exclusivity-bridge for Features.
> 3. What we have here. To me the simplest solution is hide what we can't
> be used.
It is inconsistent that we do not do this for the other kernel exclusive
commands in userspace retreived Command Effects Log. The ABI here is raw
Get Supported Features payload.
> > > + /* These effects supported for all scope */
> > > + if ((effects & CXL_CMD_CONFIG_CHANGE_COLD_RESET ||
> > > + (effects & CXL_CMD_EFFECTS_EXTEND &&
> > > + (effects & CXL_CMD_CONFIG_CHANGE_CONV_RESET ||
> > > + effects & CXL_CMD_CONFIG_CHANGE_CXL_RESET))) &&
> > > + scope >= FWCTL_RPC_DEBUG_WRITE)
> > > + return true;
> >
> > Looks good for the known bits, but this needs to return false for the
> > currently reserved bits because the driver can not assume a security
> > model for future effects. If a future spec adds
> > FWCTL_RPC_DEBUG_WRITE-safe effects, a new kernel is needed to allow
> > those Feature commands through.
> >
> > Sidenote: I wonder why the spec wasted one of its bits on an extend bit,
> > but here we are. The 'extend' concept is typically something like
> > "bit15: go look at this other field in this payload as this 16-bit field
> > was exhausted", not "bit9: the bits above this originally defined 16 bit
> > field now has more bits", oh well.
>
> It's odd but corner case of going from 'unknown' state for the remaining
> pair of bits to 0 means this and 1 means this.
I don't understand. 0 means no effect to worry about whether it is
defined or not.
> Naming though doesn't match the spec that calls it CEL[11:10] valid.
> Would be good to name it closer to that as we may well have something
> in bits 12 and 15 in future and it doesn't refer to them.
Hopefully we can head off another "valid2" mistake, and I don't think
Linux needs to define anything for this bit. That bit's definition is:
"Bit[9]: 1 is recommended, 0 is permitted (CEL[11:10] Valid)"
...which translates to "useless". If 11 or 10 are set, I don't care what
value 9 has. If 12:15 are set, I don't care if there is a future valid2
bit gating whether or not to use them. Valid bits are for cases that go
outside of what Reserved 0 compatibility rules can convey, and I think
Reserved 0 compatiblity fully covers us in this case.
So, if a device use case breaks because they set 10, but clear 9 and
expect software to ignore 10 then they get to keep all the pieces
because they have already broken the expectations of Reserved 0
compat-software created before 9 existed.
next prev parent reply other threads:[~2025-01-28 0:41 UTC|newest]
Thread overview: 72+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-01-22 23:50 [PATCH v1 0/19] cxl: Add CXL feature commands support via fwctl Dave Jiang
2025-01-22 23:50 ` [PATCH v1 01/19] cxl: Refactor user ioctl command path from mds to mailbox Dave Jiang
2025-01-22 23:50 ` [PATCH v1 02/19] cxl: Add skeletal features driver Dave Jiang
2025-01-23 3:59 ` Dan Williams
2025-01-23 15:49 ` Dave Jiang
2025-01-23 19:57 ` Dan Williams
2025-01-23 17:24 ` Jonathan Cameron
2025-01-22 23:50 ` [PATCH v1 03/19] cxl: Enumerate feature commands Dave Jiang
2025-01-23 17:33 ` Jonathan Cameron
2025-01-23 23:55 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 04/19] cxl: Add Get Supported Features command for kernel usage Dave Jiang
2025-01-23 17:43 ` Jonathan Cameron
2025-01-24 0:30 ` Dan Williams
2025-01-24 15:01 ` Jason Gunthorpe
2025-01-27 11:10 ` Jonathan Cameron
2025-01-28 0:54 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 05/19] cxl: Add features driver attribute to emit number of features supported Dave Jiang
2025-01-23 17:44 ` Jonathan Cameron
2025-01-24 0:35 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 06/19] cxl/test: Add Get Supported Features mailbox command support Dave Jiang
2025-01-23 17:47 ` Jonathan Cameron
2025-01-24 0:42 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 07/19] cxl/mbox: Add GET_FEATURE mailbox command Dave Jiang
2025-01-23 17:50 ` Jonathan Cameron
2025-01-24 22:58 ` Dan Williams
2025-01-29 0:14 ` Dave Jiang
2025-01-22 23:50 ` [PATCH v1 08/19] cxl/mbox: Add SET_FEATURE " Dave Jiang
2025-01-23 17:52 ` Jonathan Cameron
2025-01-24 23:01 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 09/19] cxl: Setup exclusive CXL features that are reserved for the kernel Dave Jiang
2025-01-23 17:59 ` Jonathan Cameron
2025-01-24 23:05 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 10/19] cxl: Add FWCTL support to the CXL features driver Dave Jiang
2025-01-23 18:04 ` Jonathan Cameron
2025-01-23 18:53 ` Jason Gunthorpe
2025-01-24 23:14 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 11/19] cxl: Add support for get driver information Dave Jiang
2025-01-23 18:09 ` Jonathan Cameron
2025-01-25 1:26 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 12/19] cxl: Move cxl_mem.h under uapi to cxl exclusive directory Dave Jiang
2025-01-23 18:10 ` Jonathan Cameron
2025-01-25 1:29 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 13/19] cxl: Move cxl feature command structs to user header Dave Jiang
2025-01-23 18:12 ` Jonathan Cameron
2025-01-23 18:13 ` Jonathan Cameron
2025-01-25 1:34 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 14/19] cxl: Add support for fwctl RPC command to enable CXL feature commands Dave Jiang
2025-01-23 18:21 ` Jonathan Cameron
2025-01-25 2:08 ` Dan Williams
2025-01-27 10:51 ` Jonathan Cameron
2025-01-28 0:40 ` Dan Williams [this message]
2025-01-28 12:01 ` Jonathan Cameron
2025-01-28 15:55 ` Dave Jiang
2025-01-30 13:42 ` Jonathan Cameron
2025-02-04 1:43 ` Dan Williams
2025-02-04 10:04 ` Jonathan Cameron
2025-02-04 22:26 ` Dan Williams
2025-02-05 17:36 ` Jonathan Cameron
2025-02-05 18:02 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 15/19] cxl: Add support to handle user feature commands for get feature Dave Jiang
2025-01-23 18:25 ` Jonathan Cameron
2025-01-25 2:23 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 16/19] cxl: Add support to handle user feature commands for set feature Dave Jiang
2025-01-23 18:26 ` Jonathan Cameron
2025-01-25 2:29 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 17/19] cxl/test: Add Get Feature support to cxl_test Dave Jiang
2025-01-25 2:33 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 18/19] cxl/test: Add Set " Dave Jiang
2025-01-25 2:36 ` Dan Williams
2025-01-22 23:50 ` [PATCH v1 19/19] fwctl/cxl: Add documentation to FWCTL CXL Dave Jiang
2025-01-25 2:55 ` Dan Williams
2025-01-23 17:03 ` [PATCH v1 0/19] cxl: Add CXL feature commands support via fwctl Jonathan Cameron
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=67982790e13d1_2d1e294b0@dwillia2-xfh.jf.intel.com.notmuch \
--to=dan.j.williams@intel.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=alison.schofield@intel.com \
--cc=dave.jiang@intel.com \
--cc=dave@stgolabs.net \
--cc=ira.weiny@intel.com \
--cc=jgg@nvidia.com \
--cc=linux-cxl@vger.kernel.org \
--cc=shiju.jose@huawei.com \
--cc=vishal.l.verma@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox